回首頁 到查詢結果 [ subject:"Integrated circuits- Verification." ]

Generating Hardware Assertion Checke...
Zilic, Zeljko.

FindBook      Google Book      Amazon      博客來     
  • Generating Hardware Assertion Checkers = For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /
  • 紀錄類型: 書目-語言資料,印刷品 : Monograph/item
    正題名/作者: Generating Hardware Assertion Checkers/ by Marc Boule, Zeljko Zilic.
    其他題名: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /
    作者: Boule, Marc.
    其他作者: Zilic, Zeljko.
    出版者: Dordrecht :Springer Science + Business Media B.V, : 2008.,
    面頁冊數: 280 p. :ill., digital ;24 cm.
    Contained By: Springer eBooks
    標題: Integrated circuits - Verification. -
    電子資源: http://dx.doi.org/10.1007/978-1-4020-8586-4http://dx.doi.org/10.1007/978-1-4020-8586-4
    ISBN: 9781402085857 (paper)
館藏地:  出版年:  卷號: 
館藏
  • 1 筆 • 頁數 1 •
  • 1 筆 • 頁數 1 •
多媒體
評論
Export
取書館
 
 
變更密碼
登入