東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁 到查詢結果 [ subject:"Decoders (Electronics)" ]

切換: 標籤 | MARC模式 | ISBD

Advanced hardware design for error c...

Chavet, Cyrille.

FindBook

Google Book

Amazon

博客來

Advanced hardware design for error correcting codes

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Advanced hardware design for error correcting codes/ edited by Cyrille Chavet, Philippe Coussy.
其他作者:	Chavet, Cyrille.
出版者:	Cham :Springer International Publishing : : 2015.,
面頁冊數:	ix,192 p. :ill. (some col.), digital ;24 cm.
內容註:	User Needs -- Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding -- Implementation of Polar Decoders -- Parallel architectures for Turbo Product Codes Decoding -- VLSI implementations of sphere detectors -- Stochastic Decoders for LDPC Codes -- MP-SoC/NoC architectures for error correction -- ASIP design for multi-standard channel decoders -- Hardware design of parallel interleaver architecture: a survey.
Contained By:	Springer eBooks
標題:	Error-correcting codes (Information theory) -
電子資源:	http://dx.doi.org/10.1007/978-3-319-10569-7
ISBN:	9783319105697 (electronic bk.)

Advanced hardware design for error correcting codes
Advanced hardware design for error correcting codes[electronic resource] /edited by Cyrille Chavet, Philippe Coussy. - Cham :Springer International Publishing :2015. - ix,192 p. :ill. (some col.), digital ;24 cm.

User Needs -- Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding -- Implementation of Polar Decoders -- Parallel architectures for Turbo Product Codes Decoding -- VLSI implementations of sphere detectors -- Stochastic Decoders for LDPC Codes -- MP-SoC/NoC architectures for error correction -- ASIP design for multi-standard channel decoders -- Hardware design of parallel interleaver architecture: a survey.

This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book's chapters are written by internationally recognized experts in this field. Topics include evolution of error correction techniques, industrial user needs, architectures, and design approaches for the most advanced error correcting codes (Polar Codes, Non-Binary LDPC, Product Codes, etc). This book provides access to recent results, and is suitable for graduate students and researchers of mathematics, computer science, and engineering. Examines how to optimize the architecture of hardware design for error correcting codes; Presents error correction codes from theory to optimized architecture for the current and the next generation standards; Provides coverage of industrial user needs advanced error correcting techniques.

ISBN: 9783319105697 (electronic bk.)

Standard No.: 10.1007/978-3-319-10569-7doiSubjects--Topical Terms:

549557
Error-correcting codes (Information theory)

LC Class. No.: TK5102.96

Dewey Class. No.: 005.717

Advanced hardware design for error correcting codes
LDR:02382nmm a2200313 a 4500 001 1993097
003 DE-He213
005 20150617113853.0
006 m d
007 cr nn 008maaau
008 151019s2015 gw s 0 eng d
020 $a 9783319105697 (electronic bk.)
020 $a 9783319105680 (paper)
024 7 $a 10.1007/978-3-319-10569-7 $2 doi
035 $a 978-3-319-10569-7
040 $a GP $c GP
041 0 $a eng
050 4 $a TK5102.96
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 005.717 $2 23
090 $a TK5102.96 $b .A244 2015
245 0 0 $a Advanced hardware design for error correcting codes $h [electronic resource] / $c edited by Cyrille Chavet, Philippe Coussy.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2015.
300 $a ix,192 p. : $b ill. (some col.), digital ; $c 24 cm.
505 0 $a User Needs -- Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding -- Implementation of Polar Decoders -- Parallel architectures for Turbo Product Codes Decoding -- VLSI implementations of sphere detectors -- Stochastic Decoders for LDPC Codes -- MP-SoC/NoC architectures for error correction -- ASIP design for multi-standard channel decoders -- Hardware design of parallel interleaver architecture: a survey.
520 $a This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book's chapters are written by internationally recognized experts in this field. Topics include evolution of error correction techniques, industrial user needs, architectures, and design approaches for the most advanced error correcting codes (Polar Codes, Non-Binary LDPC, Product Codes, etc). This book provides access to recent results, and is suitable for graduate students and researchers of mathematics, computer science, and engineering. Examines how to optimize the architecture of hardware design for error correcting codes; Presents error correction codes from theory to optimized architecture for the current and the next generation standards; Provides coverage of industrial user needs advanced error correcting techniques.
650 0 $a Error-correcting codes (Information theory) $3 549557
650 0 $a Decoders (Electronics) $3 2131098
650 1 4 $a Engineering. $3 586835
650 2 4 $a Circuits and Systems. $3 896527
650 2 4 $a Communications Engineering, Networks. $3 891094
650 2 4 $a Information Systems and Communication Service. $3 891044
700 1 $a Chavet, Cyrille. $3 2131097
700 1 $a Coussy, Philippe. $3 908294
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-10569-7
950 $a Engineering (Springer-11647)