東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁 到查詢結果 [ subject:"Application-specific integrated circuits." ]

切換: 標籤 | MARC模式 | ISBD

The art of timing closure = advanced...

Golshan, Khosrow.

FindBook

Google Book

Amazon

博客來

The art of timing closure = advanced ASIC design implementation /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	The art of timing closure/ by Khosrow Golshan.
其他題名:	advanced ASIC design implementation /
作者:	Golshan, Khosrow.
出版者:	Cham :Springer International Publishing : : 2020.,
面頁冊數:	xix, 204 p. :ill., digital ;24 cm.
內容註:	Chapter 1. Introduction -- Chapter 2. Design Implementation Data Structures and Settings -- Chapter 3. Design Constraints Development -- Chapter 4. Multiple Modes and Multiple Corners Development -- Chapter 5. Concurrent Floor Planning and Placement -- Chapter 6. Placement and Timing Analysis -- Chapter 7. Clock Tree Synthesis and Timing Analysis -- Chapter 8. Detail Route and Timing, Power Analysis -- Chapter 9. Final Route and Timing Closure in all Modes and Corners -- Chapter 10. Functional and Physical Verification.
Contained By:	Springer Nature eBook
標題:	Application-specific integrated circuits. -
電子資源:	https://doi.org/10.1007/978-3-030-49636-4
ISBN:	9783030496364

The art of timing closure = advanced ASIC design implementation /
Golshan, Khosrow.

The art of timing closureadvanced ASIC design implementation /[electronic resource] :by Khosrow Golshan. - Cham :Springer International Publishing :2020. - xix, 204 p. :ill., digital ;24 cm.

Chapter 1. Introduction -- Chapter 2. Design Implementation Data Structures and Settings -- Chapter 3. Design Constraints Development -- Chapter 4. Multiple Modes and Multiple Corners Development -- Chapter 5. Concurrent Floor Planning and Placement -- Chapter 6. Placement and Timing Analysis -- Chapter 7. Clock Tree Synthesis and Timing Analysis -- Chapter 8. Detail Route and Timing, Power Analysis -- Chapter 9. Final Route and Timing Closure in all Modes and Corners -- Chapter 10. Functional and Physical Verification.

ISBN: 9783030496364

Standard No.: 10.1007/978-3-030-49636-4doiSubjects--Topical Terms:

1000335
Application-specific integrated circuits.

LC Class. No.: TK7874.6 / .G65 2020

Dewey Class. No.: 621.3815

The art of timing closure = advanced ASIC design implementation /
LDR:01498nmm a2200313 a 4500 001 2222347
003 DE-He213
005 20200803130849.0
006 m d
007 cr nn 008maaau
008 210108s2020 sz s 0 eng d
020 $a 9783030496364 $q (electronic bk.)
020 $a 9783030496357 $q (paper)
024 7 $a 10.1007/978-3-030-49636-4 $2 doi
035 $a 978-3-030-49636-4
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7874.6 $b .G65 2020
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
090 $a TK7874.6 $b .G628 2020
100 1 $a Golshan, Khosrow. $3 3460997
245 1 4 $a The art of timing closure $h [electronic resource] : $b advanced ASIC design implementation / $c by Khosrow Golshan.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2020.
300 $a xix, 204 p. : $b ill., digital ; $c 24 cm.
505 0 $a Chapter 1. Introduction -- Chapter 2. Design Implementation Data Structures and Settings -- Chapter 3. Design Constraints Development -- Chapter 4. Multiple Modes and Multiple Corners Development -- Chapter 5. Concurrent Floor Planning and Placement -- Chapter 6. Placement and Timing Analysis -- Chapter 7. Clock Tree Synthesis and Timing Analysis -- Chapter 8. Detail Route and Timing, Power Analysis -- Chapter 9. Final Route and Timing Closure in all Modes and Corners -- Chapter 10. Functional and Physical Verification.
650 0 $a Application-specific integrated circuits. $3 1000335
650 1 4 $a Circuits and Systems. $3 896527
650 2 4 $a Processor Architectures. $3 892680
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 893838
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-030-49636-4
950 $a Computer Science (SpringerNature-11645)