東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Performance modelling and high perfo...

Liu, Jin.

FindBook

Google Book

Amazon

博客來

Performance modelling and high performance buffer design for the system with network on chip.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Performance modelling and high performance buffer design for the system with network on chip./
作者:	Liu, Jin.
面頁冊數:	125 p.
附註:	Adviser: Jose G. Delgado-Frias.
Contained By:	Dissertation Abstracts International69-02B.
標題:	Computer Science. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3301988
ISBN:	9780549475842

Performance modelling and high performance buffer design for the system with network on chip.
Liu, Jin.

Performance modelling and high performance buffer design for the system with network on chip. - 125 p.

Adviser: Jose G. Delgado-Frias.

Thesis (Ph.D.)--Washington State University, 2007.

High performance novel dynamically allocated multi-queue (DAMQ) buffer schemes for systems with network on chip (NoC) have been proposed and evaluated in this dissertation. An analytical model to predict performance of a NoC where wormhole switching technique and fully adaptive routing protocols has been developed and compared with simulations.

ISBN: 9780549475842Subjects--Topical Terms:

626642
Computer Science.

Performance modelling and high performance buffer design for the system with network on chip.
LDR:02631nam 2200301 a 45 001 956532
005 20110624
008 110624s2007 ||||||||||||||||| ||eng d
020 $a 9780549475842
035 $a (UMI)AAI3301988
035 $a AAI3301988
040 $a UMI $c UMI
100 1 $a Liu, Jin. $3 1030247
245 1 0 $a Performance modelling and high performance buffer design for the system with network on chip.
300 $a 125 p.
500 $a Adviser: Jose G. Delgado-Frias.
500 $a Source: Dissertation Abstracts International, Volume: 69-02, Section: B, page: 1109.
502 $a Thesis (Ph.D.)--Washington State University, 2007.
520 $a High performance novel dynamically allocated multi-queue (DAMQ) buffer schemes for systems with network on chip (NoC) have been proposed and evaluated in this dissertation. An analytical model to predict performance of a NoC where wormhole switching technique and fully adaptive routing protocols has been developed and compared with simulations.
520 $a In this dissertation, a novel analytical model for NoC which makes use of simple close form calculations is presented. This model provides accurate network performance prediction in the network stable region. The validity of this model is demonstrated by comparing analytical prediction with simulation results obtained on high-radix k-ary 2-cube networks.
520 $a Three novel switch buffer schemes, DAMQall, DAMQmin and DAMQshared, for system on chip with an interconnection network are also reported. The proposed schemes are based on a DAMQ self-compacting buffer hardware design. These schemes outperform existing approaches. DAMQall have similar performance using only half of the buffer size used in traditional SAMQ implementations. DAMQmin provides an excellent approach to optimize buffer management providing a good throughput when the network has a larger load. DAMQshared scheme lets virtual channels from different physical channel share free buffer space. While providing similar performance, DAMQshared scheme uses only around sixty percent of the buffer size that is used in traditional implementation for NoCs. In addition, using same size buffers, DAMQ shared outperforms existing approaches such as SAMQ and DAMQ all by 1% to 2% in throughput. The proposed schemes also make a better utilization of the available buffer space.
590 $a School code: 0251.
650 4 $a Computer Science. $3 626642
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
690 $a 0984
710 2 $a Washington State University. $3 678588
773 0 $t Dissertation Abstracts International $g 69-02B.
790 $a 0251
790 1 0 $a Delgado-Frias, Jose G., $e advisor
791 $a Ph.D.
792 $a 2007
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3301988