東華大學圖書館 |

Language: English

Back

Switch To: Labeled | MARC Mode | ISBD

Integrated circuit design = power an...

Acosta, Antonio J.

Amazon

博客來

Integrated circuit design = power and timing modeling, optimization and simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings/

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Integrated circuit design/ Bertrand Hochet, Antonio J. Acosta, Manuel J. Bellido (eds.).
Reminder of title:	power and timing modeling, optimization and simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings/
other author:	Acosta, Antonio J.
corporate name:	PATMOS 2002
Published:	Berlin ;Springer, : c2002.,
Description:	xvi, 496 p. :ill., digital ;24 cm.
Series:	Lecture notes in computer science ;
Contained By:	Springer e-books
Subject:	Integrated circuits - Congresses. - Very large scale integration -
Online resource:	http://dx.doi.org/10.1007/3-540-45716-X
ISBN:	9783540441434 (paper)

Integrated circuit design = power and timing modeling, optimization and simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings/
Integrated circuit designpower and timing modeling, optimization and simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings/[electronic resource] :Bertrand Hochet, Antonio J. Acosta, Manuel J. Bellido (eds.). - Berlin ;Springer,c2002. - xvi, 496 p. :ill., digital ;24 cm. - Lecture notes in computer science ;2451.

ISBN: 9783540441434 (paper)Subjects--Topical Terms:

893429
Integrated circuits
--Very large scale integration--Congresses.

LC Class. No.: TK7874.75 / .P38 2002

Dewey Class. No.: 621.3815

Integrated circuit design = power and timing modeling, optimization and simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings/
LDR:00907nam 2200217 a 45 001 896018
003 GreenPo
005 20101130
006 m d
007 cr nn 008maaau
008 101130s2002 gw s j eng d
020 $a 9783540441434 (paper)
035 $a 978-3-540-44143-4
050 0 0 $a TK7874.75 $b .P38 2002
082 0 0 $a 621.3815 $2 21
111 2 $a PATMOS 2002 $d (2002 : $c Seville, Spain) $3 1073126
245 1 0 $a Integrated circuit design $h [electronic resource] : $b power and timing modeling, optimization and simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings/ $c Bertrand Hochet, Antonio J. Acosta, Manuel J. Bellido (eds.).
260 $a Berlin ; $a New York : $c c2002. $b Springer,
300 $a xvi, 496 p. : $b ill., digital ; $c 24 cm.
440 0 $a Lecture notes in computer science ; $v 2451
650 0 $a Integrated circuits $x Very large scale integration $x Computer-aided design $v Congresses. $3 893429
700 1 $a Acosta, Antonio J. $3 1073123
700 1 $a Bellido, Manuel J. $3 1073124
700 1 $a Hochet, Bertrand. $3 1073125
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer e-books
856 4 0 $u http://dx.doi.org/10.1007/3-540-45716-X
950 $a Computer Science (Lecture Notes in Computer Science)