東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Adaptive, wideband analog-to-digital...

Oregon State University.

Linked to FindBook

Google Book

Amazon

博客來

Adaptive, wideband analog-to-digital conversion for convergent communication systems.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Adaptive, wideband analog-to-digital conversion for convergent communication systems./
Author:	Batten, Robert.
Description:	99 p.
Notes:	Adviser: Terri Fiez.
Contained By:	Dissertation Abstracts International70-04B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3352006
ISBN:	9781109092783

Adaptive, wideband analog-to-digital conversion for convergent communication systems.
Batten, Robert.

Adaptive, wideband analog-to-digital conversion for convergent communication systems. - 99 p.

Adviser: Terri Fiez.

Thesis (Ph.D.)--Oregon State University, 2009.

The exponential rate of advances in modern communication devices in the last several years have brought us higher levels of functionality and performance as well as reductions in physical size and power consumption. To continue this rate of advancement, next generation systems require wider bandwidth and higher resolution ADCs. Additionally, in order for ADCs to be used in a wide range of applications, reconfigurability and adaptability are critical features of future ADCs. Reconfigurable ADC architectures allow consolidation of receivers for multiple communication standards into one, providing size, power and functionality improvements over multiple discrete ADCs. This thesis presents a high performance track-and-hold block and reconfigurable high performance ADC for multi-functional communication applications.

ISBN: 9781109092783Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Adaptive, wideband analog-to-digital conversion for convergent communication systems.
LDR:02775nmm 2200289 a 45 001 887234
005 20101020
008 101020s2009 ||||||||||||||||| ||eng d
020 $a 9781109092783
035 $a (UMI)AAI3352006
035 $a AAI3352006
040 $a UMI $c UMI
100 1 $a Batten, Robert. $3 1058968
245 1 0 $a Adaptive, wideband analog-to-digital conversion for convergent communication systems.
300 $a 99 p.
500 $a Adviser: Terri Fiez.
500 $a Source: Dissertation Abstracts International, Volume: 70-04, Section: B, page: 2459.
502 $a Thesis (Ph.D.)--Oregon State University, 2009.
520 $a The exponential rate of advances in modern communication devices in the last several years have brought us higher levels of functionality and performance as well as reductions in physical size and power consumption. To continue this rate of advancement, next generation systems require wider bandwidth and higher resolution ADCs. Additionally, in order for ADCs to be used in a wide range of applications, reconfigurability and adaptability are critical features of future ADCs. Reconfigurable ADC architectures allow consolidation of receivers for multiple communication standards into one, providing size, power and functionality improvements over multiple discrete ADCs. This thesis presents a high performance track-and-hold block and reconfigurable high performance ADC for multi-functional communication applications.
520 $a In the design of analog-to-digital converters (ADCs), the front-end track-and-hold or sample-and-hold is often one of the most challenging parts of the design. Open-loop designs with high sample rates are reaching the limits of their linearity. Presented here is a high-speed, high-resolution closed-loop track-and-hold in a 0.18um SiGe BiCMOS technology. The architecture provides both high linearity and high speed, with 98.7dB and 89.4dB SNDR at 50MS/s and 100MS/s, respectively.
520 $a As these specifications evolve to meet customer demands, new, high performance ADCs are needed. To this end, an efficient parallel DeltaSigma ADC architecture has been designed that achieves high performance in digital processes, while also providing additional architecture flexibility. This ADC, consisting of four parallel DeltaSigma ADCs and a single pipeline ADC provides high performance and reconfigurablity. This ADC is suited to applications requiring not only wide-bandwidth, high resolution signal conversion but an on-the-fly reconfigurable resolution and bandwidth.
590 $a School code: 0172.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 $a Oregon State University. $3 625720
773 0 $t Dissertation Abstracts International $g 70-04B.
790 $a 0172
790 1 0 $a Fiez, Terri, $e advisor
791 $a Ph.D.
792 $a 2009
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3352006