容忍時序錯誤之心脈陣列設計 = = Design of Systoli...
陳家聖

Linked to FindBook      Google Book      Amazon      博客來     
  • 容忍時序錯誤之心脈陣列設計 = = Design of Systolic Arrays for Tolerating Timing Errors /
  • Record Type: Language materials, printed : Monograph/item
    Title/Author: 容忍時序錯誤之心脈陣列設計 = / 陳家聖撰
    Reminder of title: Design of Systolic Arrays for Tolerating Timing Errors /
    remainder title: Design of Systolic Arrays for Tolerating Timing Errors
    Author: 陳家聖
    other author: 紀新洲
    Published: [花蓮縣壽豐鄉] : [國立東華大學電子工程研究所], : 民99[2010],
    Description: [11],70面 : 圖,表 ; 30公分
    Notes: 指導教授:紀新洲
    Subject: 心脈陣列 -
    Online resource: http://etd.lib.ndhu.edu.tw/ETD-db/ETD-search-c/view_etd?URN=etd-0812110-130445PDF全文
Location:  Year:  Volume Number: 
Items
  • 1 records • Pages 1 •
 
GE0111525 五樓論文區 (5F Theses & Dissertations) 03.不外借_N 本校碩士論文 T 337 7531.1 2010 一般使用(Normal) On shelf 0
  • 1 records • Pages 1 •
Multimedia
Reviews
Export
pickup library
 
 
Change password
Login