Language:
English
繁體中文
Help
回圖書館首頁
手機版館藏查詢
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Robotic Exploration and Landmark Det...
~
Kumar, Panakala Rajesh.
Linked to FindBook
Google Book
Amazon
博客來
Robotic Exploration and Landmark Determination = Hardware-Efficient Algorithms and FPGA Implementations /
Record Type:
Language materials, printed : Monograph/item
Title/Author:
Robotic Exploration and Landmark Determination/ by K. Sridharan, Panakala Rajesh Kumar.
Reminder of title:
Hardware-Efficient Algorithms and FPGA Implementations /
Author:
Sridharan, K.
other author:
Kumar, Panakala Rajesh.
Published:
Berlin, Heidelberg :Springer-Verlag Berlin Heidelberg, : 2008.,
Description:
xiii, 137 p. :ill., digital ;25 cm.
Series:
Studies in Computational Intelligence,
Contained By:
Springer eBooks
Subject:
Robotics. -
Online resource:
http://dx.doi.org/10.1007/978-3-540-75394-0http://dx.doi.org/10.1007/978-3-540-75394-0
ISBN:
9783540753933 (paper)
Robotic Exploration and Landmark Determination = Hardware-Efficient Algorithms and FPGA Implementations /
Sridharan, K.
Robotic Exploration and Landmark Determination
Hardware-Efficient Algorithms and FPGA Implementations /[electronic resource] :by K. Sridharan, Panakala Rajesh Kumar. - Berlin, Heidelberg :Springer-Verlag Berlin Heidelberg,2008. - xiii, 137 p. :ill., digital ;25 cm. - Studies in Computational Intelligence,811860-949X ;.
ISBN: 9783540753933 (paper)Subjects--Topical Terms:
519753
Robotics.
LC Class. No.: TJ211 / .S665 2008
Dewey Class. No.: 629.892
Robotic Exploration and Landmark Determination = Hardware-Efficient Algorithms and FPGA Implementations /
LDR
:00937nam a2200241 a 45
001
767677
003
Springer
005
20080722
006
m d
007
cr nn 008maaau
008
080722s2008 gw a j eng d
020
$a
9783540753933 (paper)
020
$a
9783540753940 (electronic bk.)
035
$a
978-3-540-75393-3
040
$a
NDHU
$c
NDHU
$d
NDHU
050
0 0
$a
TJ211
$b
.S665 2008
082
0 0
$a
629.892
$2
22
100
$a
Sridharan, K.
$3
899639
245
1 0
$a
Robotic Exploration and Landmark Determination
$h
[electronic resource] :
$b
Hardware-Efficient Algorithms and FPGA Implementations /
$c
by K. Sridharan, Panakala Rajesh Kumar.
260
$a
Berlin, Heidelberg :
$c
2008.
$b
Springer-Verlag Berlin Heidelberg,
300
$a
xiii, 137 p. :
$b
ill., digital ;
$c
25 cm.
440
0
$a
Studies in Computational Intelligence,
$x
1860-949X ;
$v
81
650
$a
Robotics.
$3
519753
650
$a
Space perception
$x
Data processing.
$3
899640
650
$a
Engineering.
$3
586835
650
$a
Appl.Mathematics/Computational Methods of Engineering.
$3
890892
650
$a
Artificial Intelligence (incl. Robotics)
$3
890894
650
$a
Automation and Robotics.
$3
891002
700
$a
Kumar, Panakala Rajesh.
$3
899638
710
$a
SpringerLink (Online service)
$3
836513
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-3-540-75394-0
$z
http://dx.doi.org/10.1007/978-3-540-75394-0
950
$a
Engineering (Springer-11647; ZDB-2-ENG)
based on 0 review(s)
Location:
ALL
電子資源
Year:
Volume Number:
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
W9047221
電子資源
11.線上閱覽_V
電子書
EB
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login