東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Transparent Deployment of Machine Le...

Chiu, Kuan-Lin,

Linked to FindBook

Google Book

Amazon

博客來

Transparent Deployment of Machine Learning Models on Many-Accelerator Architectures /

Record Type:	Electronic resources : Monograph/item
Title/Author:	Transparent Deployment of Machine Learning Models on Many-Accelerator Architectures // Kuan-Lin Chiu.
Author:	Chiu, Kuan-Lin,
Description:	1 electronic resource (148 pages)
Notes:	Source: Dissertations Abstracts International, Volume: 86-11, Section: B.
Contained By:	Dissertations Abstracts International86-11B.
Subject:	Computer science. -
Online resource:	https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31939862
ISBN:	9798314877975

Transparent Deployment of Machine Learning Models on Many-Accelerator Architectures /
Chiu, Kuan-Lin,

Transparent Deployment of Machine Learning Models on Many-Accelerator Architectures /Kuan-Lin Chiu. - 1 electronic resource (148 pages)

Source: Dissertations Abstracts International, Volume: 86-11, Section: B.

The growing demand for machine learning (ML) and signal processing in embedded and edge systems introduces challenges in balancing performance, energy efficiency, and software development simplicity. Heterogeneous Systems-on-Chip (SoCs), which combine general-purpose processors with specialized accelerators, offer a promising solution. However, deploying applications efficiently on such architectures requires new hardware/software co-design methodologies, integration strategies, and runtime resource management. This dissertation presents an approach that separates application logic from accelerator integration, enabling more efficient deployment of ML and signal processing workloads on many-accelerator SoCs.To begin, I introduce ESP4ML, an open-source design flow that combines ESP, a modular SoC platform, with hls4ml, a high-level synthesis tool for generating ML accelerators. ESP4ML provides an embedded runtime software application programming interface (API) for managing accelerators dynamically within Linux. It enables data transfer between accelerators, reducing memory accesses. These features allow rapid prototyping of SoCs and are demonstrated through FPGA-based implementations executing end-to-end embedded workloads.Following that, I analyze communication models by comparing memory-based and point-to-point (p2p) data transfer mechanisms for accelerators. Using synthetic and real-world benchmarks, such as Nightvision and Wide-Area Motion Imagery (WAMI), I show that p2p communication consistently delivers better performance and energy efficiency, particularly in multi-threaded and tile-based accelerator systems.Next, a co-design strategy is presented that integrates the Eigen C++ linear algebra library with ESP. This enables high-level software to transparently offload computations to accelerators, achieving significant gains in both performance and energy efficiency without compromising software simplicity.To further improve the transparency of deploying ML workloads, I introduce WOLT, a lightweight software layer that enables hardware acceleration for TensorFlow Lite (TFLite) workloads. By leveraging TFLite's delegate interface, WOLT routes supported operations to accelerators without modifying application code. In addition, a built-in resource manager supports conflict-free, multi-tenant execution of ML applications. FPGA-based experiments on 13 workloads show that WOLT improves system performance and efficiency.Moreover, I propose BigEnough, an approach for employing multiple accelerators of matrix-matrix multiplication tailored to different input sizes. A smart scheduler dynamically selects the best-fit accelerator at runtime, balancing computational load and maximizing energy efficiency in multi-tenant environments.In summary, my thesis is that abstracting and separating the design of hardware and software components enables the seamless deployment of software applications, including machine learning models, onto heterogeneous many-accelerator architectures, with optimization of efficiency through a resource manager for parallel execution and streamlined accelerator invocation. I present a comprehensive and practical approach to deploying ML and signal processing workloads on heterogeneous SoCs. By combining modular hardware design, high-level software integration, and runtime efficiency, my dissertation advances embedded system design and paves the way for scalable, programmable edge computing platforms.

English

ISBN: 9798314877975Subjects--Topical Terms:

523869
Computer science.
Subjects--Index Terms:

Accelerators

Transparent Deployment of Machine Learning Models on Many-Accelerator Architectures /
LDR:04875nmm a22004453i 4500 001 2433831
005 20250905091023.5
006 m o d
007 cr|nu||||||||
008 261011s2025 miu||||||m |||||||eng d
020 $a 9798314877975
035 $a (MiAaPQD)AAI31939862
035 $a AAI31939862
040 $a MiAaPQD $b eng $c MiAaPQD $e rda
100 1 $a Chiu, Kuan-Lin, $e author. $3 3823596
245 1 0 $a Transparent Deployment of Machine Learning Models on Many-Accelerator Architectures / $c Kuan-Lin Chiu.
264 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2025
300 $a 1 electronic resource (148 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 86-11, Section: B.
500 $a Advisors: Carloni, Luca.
502 $b Ph.D. $c Columbia University $d 2025.
520 $a The growing demand for machine learning (ML) and signal processing in embedded and edge systems introduces challenges in balancing performance, energy efficiency, and software development simplicity. Heterogeneous Systems-on-Chip (SoCs), which combine general-purpose processors with specialized accelerators, offer a promising solution. However, deploying applications efficiently on such architectures requires new hardware/software co-design methodologies, integration strategies, and runtime resource management. This dissertation presents an approach that separates application logic from accelerator integration, enabling more efficient deployment of ML and signal processing workloads on many-accelerator SoCs.To begin, I introduce ESP4ML, an open-source design flow that combines ESP, a modular SoC platform, with hls4ml, a high-level synthesis tool for generating ML accelerators. ESP4ML provides an embedded runtime software application programming interface (API) for managing accelerators dynamically within Linux. It enables data transfer between accelerators, reducing memory accesses. These features allow rapid prototyping of SoCs and are demonstrated through FPGA-based implementations executing end-to-end embedded workloads.Following that, I analyze communication models by comparing memory-based and point-to-point (p2p) data transfer mechanisms for accelerators. Using synthetic and real-world benchmarks, such as Nightvision and Wide-Area Motion Imagery (WAMI), I show that p2p communication consistently delivers better performance and energy efficiency, particularly in multi-threaded and tile-based accelerator systems.Next, a co-design strategy is presented that integrates the Eigen C++ linear algebra library with ESP. This enables high-level software to transparently offload computations to accelerators, achieving significant gains in both performance and energy efficiency without compromising software simplicity.To further improve the transparency of deploying ML workloads, I introduce WOLT, a lightweight software layer that enables hardware acceleration for TensorFlow Lite (TFLite) workloads. By leveraging TFLite's delegate interface, WOLT routes supported operations to accelerators without modifying application code. In addition, a built-in resource manager supports conflict-free, multi-tenant execution of ML applications. FPGA-based experiments on 13 workloads show that WOLT improves system performance and efficiency.Moreover, I propose BigEnough, an approach for employing multiple accelerators of matrix-matrix multiplication tailored to different input sizes. A smart scheduler dynamically selects the best-fit accelerator at runtime, balancing computational load and maximizing energy efficiency in multi-tenant environments.In summary, my thesis is that abstracting and separating the design of hardware and software components enables the seamless deployment of software applications, including machine learning models, onto heterogeneous many-accelerator architectures, with optimization of efficiency through a resource manager for parallel execution and streamlined accelerator invocation. I present a comprehensive and practical approach to deploying ML and signal processing workloads on heterogeneous SoCs. By combining modular hardware design, high-level software integration, and runtime efficiency, my dissertation advances embedded system design and paves the way for scalable, programmable edge computing platforms.
546 $a English
590 $a School code: 0054
650 4 $a Computer science. $3 523869
650 4 $a Systems science. $3 3168411
653 $a Accelerators
653 $a Delegates
653 $a Heterogeneous computing
653 $a Machine learning
653 $a Scheduling
653 $a System-on-chip
690 $a 0984
690 $a 0800
690 $a 0790
710 2 $a Columbia University. $b Computer Science. $e degree granting institution. $3 3770596
720 1 $a Carloni, Luca $e degree supervisor.
773 0 $t Dissertations Abstracts International $g 86-11B.
790 $a 0054
791 $a Ph.D.
792 $a 2025
856 4 0 $u https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31939862