東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

3D Vertical Resistive Switching Memo...

Qin, Shengjun,

Linked to FindBook

Google Book

Amazon

博客來

3D Vertical Resistive Switching Memory Towards Ultrahigh-Density Non-Volatile Memory /

Record Type:	Electronic resources : Monograph/item
Title/Author:	3D Vertical Resistive Switching Memory Towards Ultrahigh-Density Non-Volatile Memory // Shengjun Qin.
Author:	Qin, Shengjun,
Description:	1 electronic resource (110 pages)
Notes:	Source: Dissertations Abstracts International, Volume: 84-05, Section: B.
Contained By:	Dissertations Abstracts International84-05B.
Subject:	Tin. -
Online resource:	https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=29755757
ISBN:	9798357506610

3D Vertical Resistive Switching Memory Towards Ultrahigh-Density Non-Volatile Memory /
Qin, Shengjun,

3D Vertical Resistive Switching Memory Towards Ultrahigh-Density Non-Volatile Memory /Shengjun Qin. - 1 electronic resource (110 pages)

Source: Dissertations Abstracts International, Volume: 84-05, Section: B.

To meet the exploding information processing and data storage demands, memory technology, as one of the cornerstones in modern computing systems, faces the constant challenge of advancing to the next technology node with a larger capacity and higher density. As difficulties arise in the further scaling of conventional memories, new memories show the potentials to bridge the performance gap between memory and storage, providing new opportunities to innovate computing systems and architectures. Among emerging memories, resistive switching memory (RSM) is a promising solution due to its high device density and reasonably fast write/read operation speed. Resistive random-access memory (RRAM), as an example of RSM, has a simple structure and uses low-temperature fabrication that is compatible with back-end-of-the-line (BEOL) metal wiring of typical CMOS logic technology, thus potentially leading to low cost and on-chip integration with logic for high bandwidth access. Research efforts have been made to explore various material options, device and array structures, and chip architectures. However, to achieve an ultrahigh-density memory, a practical co-design must take into account all the above considerations to arrive at a superior solution. In this dissertation, I present a way to realize ultrahigh-density memory with 3D vertical RRAM (VRRAM). I develop a design guideline for ultrahigh-density 3D VRSM using simulations of 3D memory arrays based on an accurate and computationally efficient model of the memory and parasitic resistance of the memory wired in 3D. I detail the model formulation and validation with physics-based simulations. Combined with simulation results, I discuss design specifications for different physical levels from device to array to chip architecture and provide a comprehensive list of design tasks to achieve an ultrahigh-density 3D VRRAM. To prioritize design tasks among different levels, I focus on the rudimentary design constraints at the device level and extend design requirements to a ready-to-build memory device in the lab. I then experimentally demonstrate an 8-layer 3D Ru/AlOxNy/TiN VRRAM towards an ultrahigh-density memory. This 3D VRRAM satisfies the design requirements for a tera-bit class memory when integrated with a proper selector. I further investigate the downscaling potentials of 3D VRRAM based on experimental data and ongoing scaling techniques and trends in the industry. Incorporating these scaling prospects, I project that 3D VRRAM can achieve a much higher density and capacity with the same number of 3D layers and fewer bits per cell compared to the state-of-the-art 3D NAND. With the structural and process flexibility (e.g., BEOL), 3D VRRAM can expand its high-density applications to be integrated on-chip with CMOS logic for high bandwidth memory access.

English

ISBN: 9798357506610Subjects--Topical Terms:

3697305
Tin.

3D Vertical Resistive Switching Memory Towards Ultrahigh-Density Non-Volatile Memory /
LDR:04317nmm a22004573i 4500 001 2432532
005 20250718090824.5
006 m o d
007 cr|nu||||||||
008 261011s2022 miu||||||m |||||||eng d
020 $a 9798357506610
035 $a (MiAaPQD)AAI29755757
035 $a (MiAaPQD)STANFORDcx989tt3971
035 $a AAI29755757
040 $a MiAaPQD $b eng $c MiAaPQD $e rda
100 1 $a Qin, Shengjun, $e author. $3 3821795
245 1 0 $a 3D Vertical Resistive Switching Memory Towards Ultrahigh-Density Non-Volatile Memory / $c Shengjun Qin.
264 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2022
300 $a 1 electronic resource (110 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 84-05, Section: B.
500 $a Advisors: Saraswat, Krishna; Wong, S. Simon Committee members: Bent, Stacey F. .
502 $b Ph.D. $c Stanford University $d 2022.
520 $a To meet the exploding information processing and data storage demands, memory technology, as one of the cornerstones in modern computing systems, faces the constant challenge of advancing to the next technology node with a larger capacity and higher density. As difficulties arise in the further scaling of conventional memories, new memories show the potentials to bridge the performance gap between memory and storage, providing new opportunities to innovate computing systems and architectures. Among emerging memories, resistive switching memory (RSM) is a promising solution due to its high device density and reasonably fast write/read operation speed. Resistive random-access memory (RRAM), as an example of RSM, has a simple structure and uses low-temperature fabrication that is compatible with back-end-of-the-line (BEOL) metal wiring of typical CMOS logic technology, thus potentially leading to low cost and on-chip integration with logic for high bandwidth access. Research efforts have been made to explore various material options, device and array structures, and chip architectures. However, to achieve an ultrahigh-density memory, a practical co-design must take into account all the above considerations to arrive at a superior solution. In this dissertation, I present a way to realize ultrahigh-density memory with 3D vertical RRAM (VRRAM). I develop a design guideline for ultrahigh-density 3D VRSM using simulations of 3D memory arrays based on an accurate and computationally efficient model of the memory and parasitic resistance of the memory wired in 3D. I detail the model formulation and validation with physics-based simulations. Combined with simulation results, I discuss design specifications for different physical levels from device to array to chip architecture and provide a comprehensive list of design tasks to achieve an ultrahigh-density 3D VRRAM. To prioritize design tasks among different levels, I focus on the rudimentary design constraints at the device level and extend design requirements to a ready-to-build memory device in the lab. I then experimentally demonstrate an 8-layer 3D Ru/AlOxNy/TiN VRRAM towards an ultrahigh-density memory. This 3D VRRAM satisfies the design requirements for a tera-bit class memory when integrated with a proper selector. I further investigate the downscaling potentials of 3D VRRAM based on experimental data and ongoing scaling techniques and trends in the industry. Incorporating these scaling prospects, I project that 3D VRRAM can achieve a much higher density and capacity with the same number of 3D layers and fewer bits per cell compared to the state-of-the-art 3D NAND. With the structural and process flexibility (e.g., BEOL), 3D VRRAM can expand its high-density applications to be integrated on-chip with CMOS logic for high bandwidth memory access.
546 $a English
590 $a School code: 0212
650 4 $a Tin. $3 3697305
650 4 $a Random access memory. $3 623617
650 4 $a Electrodes. $3 629151
650 4 $a Semiconductors. $3 516162
650 4 $a Power. $3 518736
650 4 $a Logic. $3 529544
650 4 $a Electric fields. $3 880423
650 4 $a Data processing. $3 680224
650 4 $a Families & family life. $3 3422406
650 4 $a Design. $3 518875
650 4 $a Connectivity. $3 3560754
650 4 $a CMOS. $3 3681646
650 4 $a Transistors. $3 713271
650 4 $a Energy consumption. $3 631630
650 4 $a Computer science. $3 523869
650 4 $a Electrical engineering. $3 649834
650 4 $a Electromagnetics. $3 3173223
650 4 $a Energy. $3 876794
650 4 $a Individual & family studies. $3 2122770
650 4 $a Physics. $3 516296
690 $a 0395
690 $a 0389
690 $a 0984
690 $a 0544
690 $a 0607
690 $a 0791
690 $a 0628
690 $a 0605
710 2 $a Stanford University. $e degree granting institution. $3 3765820
720 1 $a Saraswat, Krishna $e degree supervisor.
720 1 $a Wong, S. Simon $e degree supervisor.
773 0 $t Dissertations Abstracts International $g 84-05B.
790 $a 0212
791 $a Ph.D.
792 $a 2022
856 4 0 $u https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=29755757