東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Atomic Layer Deposited (ALD) SiO2 wi...

Siddiqui, Shahab,

Linked to FindBook

Google Book

Amazon

博客來

Atomic Layer Deposited (ALD) SiO2 with HiK/Metal Gate Dielectric for High Voltage Analog and I/O Devices on Silicon and High Mobility Silicon Germanium (SiGe) Channels: Planar, FinFET and GAA Transistor Architecture /

Record Type:	Electronic resources : Monograph/item
Title/Author:	Atomic Layer Deposited (ALD) SiO2 with HiK/Metal Gate Dielectric for High Voltage Analog and I/O Devices on Silicon and High Mobility Silicon Germanium (SiGe) Channels: Planar, FinFET and GAA Transistor Architecture // Shahab Siddiqui.
Author:	Siddiqui, Shahab,
Description:	1 electronic resource (239 pages)
Notes:	Source: Dissertations Abstracts International, Volume: 85-10, Section: B.
Contained By:	Dissertations Abstracts International85-10B.
Subject:	Electrical engineering. -
Online resource:	https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31235387
ISBN:	9798382262116

Atomic Layer Deposited (ALD) SiO2 with HiK/Metal Gate Dielectric for High Voltage Analog and I/O Devices on Silicon and High Mobility Silicon Germanium (SiGe) Channels: Planar, FinFET and GAA Transistor Architecture /
Siddiqui, Shahab,

Atomic Layer Deposited (ALD) SiO2 with HiK/Metal Gate Dielectric for High Voltage Analog and I/O Devices on Silicon and High Mobility Silicon Germanium (SiGe) Channels: Planar, FinFET and GAA Transistor Architecture /Shahab Siddiqui. - 1 electronic resource (239 pages)

Source: Dissertations Abstracts International, Volume: 85-10, Section: B.

A highly reliable SiO2 deposited by atomic layer deposition (ALD) as an I/O gate dielectric layer with high k/metal gate (HKMG) in high voltage I/O field effect transistor (FETs) for advanced CMOS technologies has been demonstrated. Improved process control, better gate oxide conformality, superior dielectric reliability (over CVD SiO2), and equivalent uniformity and reliability compared to thermal oxide proves its usefulness for FinFET, Gate-all-around(GAA), FDSOI and heterostructure Si/SiGe I/O devices. For the first-time, use of ALD SiO2 with novel interface layer results in reduced interfacial regrowth on SiGe channel, which when combined with novel post deposition nitridation and annealing for optimal performance, is an attractive I/O gate oxide option for alternate channel architectures.

English

ISBN: 9798382262116Subjects--Topical Terms:

649834
Electrical engineering.
Subjects--Index Terms:

CMOS Scaling

Atomic Layer Deposited (ALD) SiO2 with HiK/Metal Gate Dielectric for High Voltage Analog and I/O Devices on Silicon and High Mobility Silicon Germanium (SiGe) Channels: Planar, FinFET and GAA Transistor Architecture /
LDR:02415nmm a22004453i 4500 001 2428451
005 20250410083502.5
006 m o d
007 cr|nu||||||||
008 261011s2024 miu||||||m |||||||eng d
020 $a 9798382262116
035 $a (MiAaPQD)AAI31235387
035 $a AAI31235387
040 $a MiAaPQD $b eng $c MiAaPQD $e rda
100 1 $a Siddiqui, Shahab, $e author. $3 3815672
245 1 0 $a Atomic Layer Deposited (ALD) SiO2 with HiK/Metal Gate Dielectric for High Voltage Analog and I/O Devices on Silicon and High Mobility Silicon Germanium (SiGe) Channels: Planar, FinFET and GAA Transistor Architecture / $c Shahab Siddiqui.
264 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2024
300 $a 1 electronic resource (239 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 85-10, Section: B.
500 $a Advisors: Melde, Kathleen L. Committee members: Simmons-Potter, Kelly; Salehi, Soheil.
502 $b Ph.D. $c The University of Arizona $d 2024.
520 $a A highly reliable SiO2 deposited by atomic layer deposition (ALD) as an I/O gate dielectric layer with high k/metal gate (HKMG) in high voltage I/O field effect transistor (FETs) for advanced CMOS technologies has been demonstrated. Improved process control, better gate oxide conformality, superior dielectric reliability (over CVD SiO2), and equivalent uniformity and reliability compared to thermal oxide proves its usefulness for FinFET, Gate-all-around(GAA), FDSOI and heterostructure Si/SiGe I/O devices. For the first-time, use of ALD SiO2 with novel interface layer results in reduced interfacial regrowth on SiGe channel, which when combined with novel post deposition nitridation and annealing for optimal performance, is an attractive I/O gate oxide option for alternate channel architectures.
546 $a English
590 $a School code: 0009
650 4 $a Electrical engineering. $3 649834
650 4 $a Materials science. $3 543314
650 4 $a Nanoscience. $3 587832
653 $a CMOS Scaling
653 $a Deposited gate oxide
653 $a Metal gate
653 $a Transistors
653 $a Nano-sheet transistor
653 $a Silicon germanium
690 $a 0544
690 $a 0794
690 $a 0565
710 2 $a The University of Arizona. $b Electrical & Computer Engineering. $e degree granting institution. $3 3815673
720 1 $a Melde, Kathleen L. $e degree supervisor.
773 0 $t Dissertations Abstracts International $g 85-10B.
790 $a 0009
791 $a Ph.D.
792 $a 2024
856 4 0 $u https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31235387