東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

FindBook

Google Book

Amazon

博客來

LLVM compiler for RISC-V architecture = a unique approach to vectorization /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	LLVM compiler for RISC-V architecture/ by Alexey Bataev.
其他題名:	a unique approach to vectorization /
作者:	Bataev, Alexey.
出版者:	Berkeley, CA :Apress : : 2025.,
面頁冊數:	xiv, 322 p. :ill., digital ;24 cm.
內容註:	Chapter 1: Introduction -- RISC-V Vector Extension Introduction -- Chapter 2: RISC-V RVV support in clang-based compiler -- Chapter 3: Vector support extensions in clang-based compilers -- Chapter 4: RISC-V RVV specific LLVM-based optimizations -- Chapter 5: LLVM Loop Vectorizer -- Chapter 6: LLVM SLP Vectorizer.
Contained By:	Springer Nature eBook
標題:	Reduced instruction set computers. -
電子資源:	https://doi.org/10.1007/979-8-8688-2169-1
ISBN:	9798868821691

LLVM compiler for RISC-V architecture = a unique approach to vectorization /
Bataev, Alexey.

LLVM compiler for RISC-V architecturea unique approach to vectorization /[electronic resource] :by Alexey Bataev. - Berkeley, CA :Apress :2025. - xiv, 322 p. :ill., digital ;24 cm. - Maker innovations series,2948-2550. - Maker innovations series..

Chapter 1: Introduction -- RISC-V Vector Extension Introduction -- Chapter 2: RISC-V RVV support in clang-based compiler -- Chapter 3: Vector support extensions in clang-based compilers -- Chapter 4: RISC-V RVV specific LLVM-based optimizations -- Chapter 5: LLVM Loop Vectorizer -- Chapter 6: LLVM SLP Vectorizer.

ISBN: 9798868821691

Standard No.: 10.1007/979-8-8688-2169-1doiSubjects--Topical Terms:

653798
Reduced instruction set computers.

LC Class. No.: QA76.5

Dewey Class. No.: 004.16

LLVM compiler for RISC-V architecture = a unique approach to vectorization /
LDR:01355nmm a2200325 a 4500 001 2423001
003 DE-He213
005 20260102122936.0
006 m d
007 cr nn 008maaau
008 260505s2025 cau s 0 eng d
020 $a 9798868821691 $q (electronic bk.)
020 $a 9798868821684 $q (paper)
024 7 $a 10.1007/979-8-8688-2169-1 $2 doi
035 $a 979-8-8688-2169-1
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.5
072 7 $a UB $2 bicssc
072 7 $a COM067000 $2 bisacsh
072 7 $a UBM $2 thema
082 0 4 $a 004.16 $2 23
090 $a QA76.5 $b .B328 2025
100 1 $a Bataev, Alexey. $3 3805201
245 1 0 $a LLVM compiler for RISC-V architecture $h [electronic resource] : $b a unique approach to vectorization / $c by Alexey Bataev.
260 $a Berkeley, CA : $b Apress : $b Imprint: Apress, $c 2025.
300 $a xiv, 322 p. : $b ill., digital ; $c 24 cm.
490 1 $a Maker innovations series, $x 2948-2550
505 0 $a Chapter 1: Introduction -- RISC-V Vector Extension Introduction -- Chapter 2: RISC-V RVV support in clang-based compiler -- Chapter 3: Vector support extensions in clang-based compilers -- Chapter 4: RISC-V RVV specific LLVM-based optimizations -- Chapter 5: LLVM Loop Vectorizer -- Chapter 6: LLVM SLP Vectorizer.
650 0 $a Reduced instruction set computers. $3 653798
650 0 $a Compilers (Computer programs) $3 535138
650 1 4 $a Maker. $3 3538489
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
830 0 $a Maker innovations series. $3 3662401
856 4 0 $u https://doi.org/10.1007/979-8-8688-2169-1
950 $a Professional and Applied Computing (SpringerNature-12059)