東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Versatile hardware analysis techniqu...

Klemmer, Lucas.

Linked to FindBook

Google Book

Amazon

博客來

Versatile hardware analysis techniques = from waveform-based analysis to formal verification /

Record Type:	Electronic resources : Monograph/item
Title/Author:	Versatile hardware analysis techniques/ by Lucas Klemmer, Daniel Große.
Reminder of title:	from waveform-based analysis to formal verification /
Author:	Klemmer, Lucas.
other author:	Grosse, Daniel.
Published:	Cham :Springer Nature Switzerland : : 2025.,
Description:	xvi, 190 p. :ill., digital ;24 cm.
[NT 15003449]:	Chapter 1 Introduction -- Chapter 2 Background -- Chapter 3 Processor Verification by Equivalent Program Execution -- Chapter 4 A Formally Verified Microcoded RISC-V Platform -- Chapter 5 The Waveform Analysis Language -- Chapter 6 Programmable Analysis of RISC-V Processors using WAL -- Chapter 7 HDL-Integrated Waveform Analysis -- Chapter 8 An Interactive Debugging Methodology Based on WAL -- Chapter 9 Netlist Optimization using Formal Methods under ExternalConstraints -- Chapter 10 Conclusion and Outlook.
Contained By:	Springer Nature eBook
Subject:	Formal methods (Computer science) -
Online resource:	https://doi.org/10.1007/978-3-031-83093-8
ISBN:	9783031830938

Versatile hardware analysis techniques = from waveform-based analysis to formal verification /
Klemmer, Lucas.

Versatile hardware analysis techniquesfrom waveform-based analysis to formal verification /[electronic resource] :by Lucas Klemmer, Daniel Große. - Cham :Springer Nature Switzerland :2025. - xvi, 190 p. :ill., digital ;24 cm.

Chapter 1 Introduction -- Chapter 2 Background -- Chapter 3 Processor Verification by Equivalent Program Execution -- Chapter 4 A Formally Verified Microcoded RISC-V Platform -- Chapter 5 The Waveform Analysis Language -- Chapter 6 Programmable Analysis of RISC-V Processors using WAL -- Chapter 7 HDL-Integrated Waveform Analysis -- Chapter 8 An Interactive Debugging Methodology Based on WAL -- Chapter 9 Netlist Optimization using Formal Methods under ExternalConstraints -- Chapter 10 Conclusion and Outlook.

This book describes several versatile hardware analysis techniques that tackle existing and new challenges. These techniques cover different phases of the hardware development process, including the verification, debugging, and post-synthesis optimization phases. The authors introduce the Waveform Analysis Language (WAL), which allows users to code analysis tasks in the form of programs that run on waveforms. The book covers processor verification, formal microcode verification, programmable automated waveform analysis demonstrated for a large variety of previously manual analysis tasks, as well as netlist optimization leveraging formal methods. All methods are available as open source, typically include examples on RISC-V analysis problems, providing a strong foundation for the community. Introduces automated waveform analysis based on a DSL to execute programs on waveforms; Includes practical examples for waveform analysis including demonstrations for RISC-V processors; Presents novel approaches for processor verification, microcode verification and netlist optimization with formal methods.

ISBN: 9783031830938

Standard No.: 10.1007/978-3-031-83093-8doiSubjects--Topical Terms:

882407
Formal methods (Computer science)

LC Class. No.: QA76.9.F67

Dewey Class. No.: 004.0151

Versatile hardware analysis techniques = from waveform-based analysis to formal verification /
LDR:02639nmm a2200325 a 4500 001 2409112
003 DE-He213
005 20250307115233.0
006 m d
007 cr nn 008maaau
008 260204s2025 sz s 0 eng d
020 $a 9783031830938 $q (electronic bk.)
020 $a 9783031830921 $q (paper)
024 7 $a 10.1007/978-3-031-83093-8 $2 doi
035 $a 978-3-031-83093-8
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.F67
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 004.0151 $2 23
090 $a QA76.9.F67 $b K64 2025
100 1 $a Klemmer, Lucas. $3 3782111
245 1 0 $a Versatile hardware analysis techniques $h [electronic resource] : $b from waveform-based analysis to formal verification / $c by Lucas Klemmer, Daniel Große.
260 $a Cham : $b Springer Nature Switzerland : $b Imprint: Springer, $c 2025.
300 $a xvi, 190 p. : $b ill., digital ; $c 24 cm.
505 0 $a Chapter 1 Introduction -- Chapter 2 Background -- Chapter 3 Processor Verification by Equivalent Program Execution -- Chapter 4 A Formally Verified Microcoded RISC-V Platform -- Chapter 5 The Waveform Analysis Language -- Chapter 6 Programmable Analysis of RISC-V Processors using WAL -- Chapter 7 HDL-Integrated Waveform Analysis -- Chapter 8 An Interactive Debugging Methodology Based on WAL -- Chapter 9 Netlist Optimization using Formal Methods under ExternalConstraints -- Chapter 10 Conclusion and Outlook.
520 $a This book describes several versatile hardware analysis techniques that tackle existing and new challenges. These techniques cover different phases of the hardware development process, including the verification, debugging, and post-synthesis optimization phases. The authors introduce the Waveform Analysis Language (WAL), which allows users to code analysis tasks in the form of programs that run on waveforms. The book covers processor verification, formal microcode verification, programmable automated waveform analysis demonstrated for a large variety of previously manual analysis tasks, as well as netlist optimization leveraging formal methods. All methods are available as open source, typically include examples on RISC-V analysis problems, providing a strong foundation for the community. Introduces automated waveform analysis based on a DSL to execute programs on waveforms; Includes practical examples for waveform analysis including demonstrations for RISC-V processors; Presents novel approaches for processor verification, microcode verification and netlist optimization with formal methods.
650 0 $a Formal methods (Computer science) $3 882407
650 0 $a RISC microprocessors. $3 666514
650 1 4 $a Electronics Design and Verification. $3 3592716
650 2 4 $a Embedded Systems. $3 3592715
650 2 4 $a Logic Design. $3 892735
700 1 $a Grosse, Daniel. $3 1086027
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-031-83093-8
950 $a Engineering (SpringerNature-11647)