東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Design and architecture for signal a...

Conference on Design and Architectures for Signal and Image Processing (2025 :)

Linked to FindBook

Google Book

Amazon

博客來

Design and architecture for signal and image processing = 18th International Workshop, DASIP 2025, Barcelona, Spain, January 20-22, 2025 : proceedings /

Record Type:	Electronic resources : Monograph/item
Title/Author:	Design and architecture for signal and image processing/ edited by Jordane Lorandel, Ahmed Kamaleldin.
Reminder of title:	18th International Workshop, DASIP 2025, Barcelona, Spain, January 20-22, 2025 : proceedings /
remainder title:	DASIP 2025
other author:	Lorandel, Jordane.
corporate name:	Conference on Design and Architectures for Signal and Image Processing
Published:	Cham :Springer Nature Switzerland : : 2025.,
Description:	xvi, 133 p. :ill. (some col.), digital ;24 cm.
[NT 15003449]:	Specialized Hardware Architecture for Efficient Processing. -- CSD-Driven Speedup in RISC-V Processor. -- Efficient FPGA implementation of ViT Non-Linear Functions. -- LiFT: Lightweight,FPGA-tailored 3D object detection based on LIDAR data. -- Efficient Processing using AI for Image, Vision and Signal Applications. -- A practical HW-Aware NAS flow for AI vision applications on embedded heterogeneous SoCs. -- Endoscopy image classification for wireless cpasules with CNNs on microcontroller-based platforms. -- Joint Underwater Depth Estimation and Dehazing from Single Image using Attention U-Net. -- KD-AHOSVD: Neural Network Compression via Knowledge Distillation and Tensor Decomposition. -- Analysis of Emerging Techniques for Signal Processing Applications. -- Novel scheduling and shifter networks for 5G LDPC decoders. -- Comparison Between In-core Hardware IDS, Off-core Hardware IDS and Software IDS. -- Comparative Study of Memory Optimization Techniques for Dataflow-modeled Applications.
Contained By:	Springer Nature eBook
Subject:	Signal processing - Congresses. -
Online resource:	https://doi.org/10.1007/978-3-031-87897-8
ISBN:	9783031878978

Design and architecture for signal and image processing = 18th International Workshop, DASIP 2025, Barcelona, Spain, January 20-22, 2025 : proceedings /
Design and architecture for signal and image processing18th International Workshop, DASIP 2025, Barcelona, Spain, January 20-22, 2025 : proceedings /[electronic resource] :DASIP 2025edited by Jordane Lorandel, Ahmed Kamaleldin. - Cham :Springer Nature Switzerland :2025. - xvi, 133 p. :ill. (some col.), digital ;24 cm. - Lecture notes in computer science,155691611-3349 ;. - Lecture notes in computer science ;15569..

Specialized Hardware Architecture for Efficient Processing. -- CSD-Driven Speedup in RISC-V Processor. -- Efficient FPGA implementation of ViT Non-Linear Functions. -- LiFT: Lightweight,FPGA-tailored 3D object detection based on LIDAR data. -- Efficient Processing using AI for Image, Vision and Signal Applications. -- A practical HW-Aware NAS flow for AI vision applications on embedded heterogeneous SoCs. -- Endoscopy image classification for wireless cpasules with CNNs on microcontroller-based platforms. -- Joint Underwater Depth Estimation and Dehazing from Single Image using Attention U-Net. -- KD-AHOSVD: Neural Network Compression via Knowledge Distillation and Tensor Decomposition. -- Analysis of Emerging Techniques for Signal Processing Applications. -- Novel scheduling and shifter networks for 5G LDPC decoders. -- Comparison Between In-core Hardware IDS, Off-core Hardware IDS and Software IDS. -- Comparative Study of Memory Optimization Techniques for Dataflow-modeled Applications.

This book constitutes the refereed conference proceedings of the 18th International Workshop on Design and Architecture for Signal and Image Processing, DASIP 2025, held in Barcelona, Spain, during January 20-22, 2025. The 10 full papers included in this book were carefully reviewed and selected from 23 submissions.They were organized in topical sections as follows: Specialized Hardware Architecture for Efficient Processing; Efficient Processing using AI for Image, Vision and Signal Applications, and Analysis of Emerging Techniques for Signal Processing Applications.

ISBN: 9783031878978

Standard No.: 10.1007/978-3-031-87897-8doiSubjects--Topical Terms:

572886
Signal processing
--Congresses.

LC Class. No.: TK5102.9 / .C66 2025

Dewey Class. No.: 621.3822

Design and architecture for signal and image processing = 18th International Workshop, DASIP 2025, Barcelona, Spain, January 20-22, 2025 : proceedings /
LDR:02842nmm a2200373 a 4500 001 2408796
003 DE-He213
005 20250331130023.0
006 m d
007 cr nn 008maaau
008 260204s2025 sz s 0 eng d
020 $a 9783031878978 $q (electronic bk.)
020 $a 9783031878961 $q (paper)
024 7 $a 10.1007/978-3-031-87897-8 $2 doi
035 $a 978-3-031-87897-8
040 $a GP $c GP
041 0 $a eng
050 4 $a TK5102.9 $b .C66 2025
072 7 $a TJF $2 bicssc
072 7 $a UYS $2 bicssc
072 7 $a TEC067000 $2 bisacsh
072 7 $a TJF $2 thema
072 7 $a UYS $2 thema
082 0 4 $a 621.3822 $2 23
090 $a TK5102.9 $b .C748 2025
111 2 $a Conference on Design and Architectures for Signal and Image Processing $n (18th : $d 2025 : $c Barcelona, Spain) $3 3781620
245 1 0 $a Design and architecture for signal and image processing $h [electronic resource] : $b 18th International Workshop, DASIP 2025, Barcelona, Spain, January 20-22, 2025 : proceedings / $c edited by Jordane Lorandel, Ahmed Kamaleldin.
246 3 $a DASIP 2025
260 $a Cham : $b Springer Nature Switzerland : $b Imprint: Springer, $c 2025.
300 $a xvi, 133 p. : $b ill. (some col.), digital ; $c 24 cm.
490 1 $a Lecture notes in computer science, $x 1611-3349 ; $v 15569
505 0 $a Specialized Hardware Architecture for Efficient Processing. -- CSD-Driven Speedup in RISC-V Processor. -- Efficient FPGA implementation of ViT Non-Linear Functions. -- LiFT: Lightweight,FPGA-tailored 3D object detection based on LIDAR data. -- Efficient Processing using AI for Image, Vision and Signal Applications. -- A practical HW-Aware NAS flow for AI vision applications on embedded heterogeneous SoCs. -- Endoscopy image classification for wireless cpasules with CNNs on microcontroller-based platforms. -- Joint Underwater Depth Estimation and Dehazing from Single Image using Attention U-Net. -- KD-AHOSVD: Neural Network Compression via Knowledge Distillation and Tensor Decomposition. -- Analysis of Emerging Techniques for Signal Processing Applications. -- Novel scheduling and shifter networks for 5G LDPC decoders. -- Comparison Between In-core Hardware IDS, Off-core Hardware IDS and Software IDS. -- Comparative Study of Memory Optimization Techniques for Dataflow-modeled Applications.
520 $a This book constitutes the refereed conference proceedings of the 18th International Workshop on Design and Architecture for Signal and Image Processing, DASIP 2025, held in Barcelona, Spain, during January 20-22, 2025. The 10 full papers included in this book were carefully reviewed and selected from 23 submissions.They were organized in topical sections as follows: Specialized Hardware Architecture for Efficient Processing; Efficient Processing using AI for Image, Vision and Signal Applications, and Analysis of Emerging Techniques for Signal Processing Applications.
650 0 $a Signal processing $v Congresses. $3 572886
650 0 $a Image processing $x Congresses. $3 623655
650 1 4 $a Signal, Speech and Image Processing. $3 3592727
650 2 4 $a Machine Learning. $3 3382522
700 1 $a Lorandel, Jordane. $3 3781621
700 1 $a Kamaleldin, Ahmed. $3 3781622
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
830 0 $a Lecture notes in computer science ; $v 15569. $3 3781623
856 4 0 $u https://doi.org/10.1007/978-3-031-87897-8
950 $a Computer Science (SpringerNature-11645)