東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Circuit-technology co-optimization o...

Liu, Hsiao-Hsuan.

Linked to FindBook

Google Book

Amazon

博客來

Circuit-technology co-optimization of SRAM design in advanced CMOS nodes

Record Type:	Electronic resources : Monograph/item
Title/Author:	Circuit-technology co-optimization of SRAM design in advanced CMOS nodes/ by Hsiao-Hsuan Liu, Francky Catthoor.
Author:	Liu, Hsiao-Hsuan.
other author:	Catthoor, Francky.
Published:	Cham :Springer Nature Switzerland : : 2025.,
Description:	xviii, 288 p. :ill., digital ;24 cm.
[NT 15003449]:	Introduction -- SRAM Basic Principles and Simulation Methodologies -- SRAM Bitcell Scaling Roadmap Towards CFETs -- SRAM Subarray- and Macro-level DTCO PPA Analysis -- Beyond Traditional SRAM Bitcell-Level Scaling -- Future Design Direction for SRAM Data Array Towards A14 -- Summaries.
Contained By:	Springer Nature eBook
Subject:	Static random access memory. -
Online resource:	https://doi.org/10.1007/978-3-031-76109-6
ISBN:	9783031761096

Circuit-technology co-optimization of SRAM design in advanced CMOS nodes
Liu, Hsiao-Hsuan.

Circuit-technology co-optimization of SRAM design in advanced CMOS nodes[electronic resource] /by Hsiao-Hsuan Liu, Francky Catthoor. - Cham :Springer Nature Switzerland :2025. - xviii, 288 p. :ill., digital ;24 cm.

Introduction -- SRAM Basic Principles and Simulation Methodologies -- SRAM Bitcell Scaling Roadmap Towards CFETs -- SRAM Subarray- and Macro-level DTCO PPA Analysis -- Beyond Traditional SRAM Bitcell-Level Scaling -- Future Design Direction for SRAM Data Array Towards A14 -- Summaries.

Modern computing engines-CPUs, GPUs, and NPUs-require extensive SRAM for cache designs, driven by the increasing demand for higher density, performance, and energy efficiency. This book delves into two primary areas within ultra-scaled technology nodes: (1) advancing SRAM bitcell scaling and (2) exploring innovative subarray designs to enhance power-performance-area (PPA) metrics across technology nodes. The first part of the book utilizes a bottom-up design-technology co-optimization (DTCO) approach, employing a dedicated PPA simulation framework to evaluate and identify the most promising strategies for SRAM bitcell scaling. It offers a comprehensive examination of SRAM bitcell scaling beyond 1 nm node, outlining a structured research cycle that includes identifying scaling bottlenecks, developing cutting-edge architectures with complementary field-effect transistor (CFET) technology, and addressing challenges such as process integration and routing complexities. Additionally, this book introduces a novel write margin methodology to better address the risks of write failures in resistance-dominated nodes. This methodology accounts for time-dependent parasitic bitline effects and incorporates timing setup of write-assist techniques to prevent underestimating the yield loss. In the second part, the focus shifts to a top-down DTCO approach due to the diminishing returns of bitcell scaling beyond 5 Å node at the macro level. As technology scales, increasing resistance and capacitance (RC) lead designers to adopt smaller subarray sizes to reduce effective RC and enhance subarray-level PPA. However, this approach can result in increased inter-subarray interconnect overhead, potentially offsetting macro-level improvements. This book examines the effects of various subarray sizes on macro-level PPA and finds that larger subarrays can significantly reduce interconnect overhead and improve the energy-delay-area product (EDAP) of SRAM macro. The introduction of the active interconnect (AIC) concept enables the use of larger subarray sizes, while integrating carbon nanotube FET as back-end-of-line compatible devices results in macro-level EDAP improvements of up to 65% when transitioning from standard subarrays to AIC divided subarrays. These findings highlight the future trajectory of SRAM subarray design in deeply scaled nodes. Identifies and develops PPA booster within SRAM design for deeply scaled nodes. Leverages bitcell scaling to drive PPA improvements alongside technology advancements. Explores alternative subarray design to enhance PPA in interconnect-centric technology nodes.

ISBN: 9783031761096

Standard No.: 10.1007/978-3-031-76109-6doiSubjects--Topical Terms:

3780815
Static random access memory.

LC Class. No.: TK7895.M4

Dewey Class. No.: 621.39732

Circuit-technology co-optimization of SRAM design in advanced CMOS nodes
LDR:03912nmm a2200325 a 4500 001 2408361
003 DE-He213
005 20241220115559.0
006 m o d
007 cr nn 008maaau
008 260204s2025 sz s 0 eng d
020 $a 9783031761096 $q (electronic bk.)
020 $a 9783031761089 $q (paper)
024 7 $a 10.1007/978-3-031-76109-6 $2 doi
035 $a 978-3-031-76109-6
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7895.M4
072 7 $a UKM $2 bicssc
072 7 $a COM092000 $2 bisacsh
072 7 $a UKM $2 thema
082 0 4 $a 621.39732 $2 23
090 $a TK7895.M4 $b L783 2025
100 1 $a Liu, Hsiao-Hsuan. $3 3780814
245 1 0 $a Circuit-technology co-optimization of SRAM design in advanced CMOS nodes $h [electronic resource] / $c by Hsiao-Hsuan Liu, Francky Catthoor.
260 $a Cham : $b Springer Nature Switzerland : $b Imprint: Springer, $c 2025.
300 $a xviii, 288 p. : $b ill., digital ; $c 24 cm.
505 0 $a Introduction -- SRAM Basic Principles and Simulation Methodologies -- SRAM Bitcell Scaling Roadmap Towards CFETs -- SRAM Subarray- and Macro-level DTCO PPA Analysis -- Beyond Traditional SRAM Bitcell-Level Scaling -- Future Design Direction for SRAM Data Array Towards A14 -- Summaries.
520 $a Modern computing engines-CPUs, GPUs, and NPUs-require extensive SRAM for cache designs, driven by the increasing demand for higher density, performance, and energy efficiency. This book delves into two primary areas within ultra-scaled technology nodes: (1) advancing SRAM bitcell scaling and (2) exploring innovative subarray designs to enhance power-performance-area (PPA) metrics across technology nodes. The first part of the book utilizes a bottom-up design-technology co-optimization (DTCO) approach, employing a dedicated PPA simulation framework to evaluate and identify the most promising strategies for SRAM bitcell scaling. It offers a comprehensive examination of SRAM bitcell scaling beyond 1 nm node, outlining a structured research cycle that includes identifying scaling bottlenecks, developing cutting-edge architectures with complementary field-effect transistor (CFET) technology, and addressing challenges such as process integration and routing complexities. Additionally, this book introduces a novel write margin methodology to better address the risks of write failures in resistance-dominated nodes. This methodology accounts for time-dependent parasitic bitline effects and incorporates timing setup of write-assist techniques to prevent underestimating the yield loss. In the second part, the focus shifts to a top-down DTCO approach due to the diminishing returns of bitcell scaling beyond 5 Å node at the macro level. As technology scales, increasing resistance and capacitance (RC) lead designers to adopt smaller subarray sizes to reduce effective RC and enhance subarray-level PPA. However, this approach can result in increased inter-subarray interconnect overhead, potentially offsetting macro-level improvements. This book examines the effects of various subarray sizes on macro-level PPA and finds that larger subarrays can significantly reduce interconnect overhead and improve the energy-delay-area product (EDAP) of SRAM macro. The introduction of the active interconnect (AIC) concept enables the use of larger subarray sizes, while integrating carbon nanotube FET as back-end-of-line compatible devices results in macro-level EDAP improvements of up to 65% when transitioning from standard subarrays to AIC divided subarrays. These findings highlight the future trajectory of SRAM subarray design in deeply scaled nodes. Identifies and develops PPA booster within SRAM design for deeply scaled nodes. Leverages bitcell scaling to drive PPA improvements alongside technology advancements. Explores alternative subarray design to enhance PPA in interconnect-centric technology nodes.
650 0 $a Static random access memory. $3 3780815
650 0 $a Metal oxide semiconductors, Complementary. $3 649504
650 1 4 $a Embedded Systems. $3 3592715
650 2 4 $a Electronics Design and Verification. $3 3592716
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 893838
700 1 $a Catthoor, Francky. $3 1245111
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-031-76109-6
950 $a Engineering (SpringerNature-11647)