東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

FindBook

Google Book

Amazon

博客來

Towards heterogeneous multi-core systems-on-chip for edge machine learning = journey from single-core acceleration to multi-core heterogeneous systems /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Towards heterogeneous multi-core systems-on-chip for edge machine learning/ by Vikram Jain, Marian Verhelst.
其他題名:	journey from single-core acceleration to multi-core heterogeneous systems /
作者:	Jain, Vikram.
其他作者:	Verhelst, Marian.
出版者:	Cham :Springer Nature Switzerland : : 2024.,
面頁冊數:	xxiii, 186 p. :ill. (some col.), digital ;24 cm.
內容註:	Chapter 1: Introduction -- Chapter 2 Algorithmic Background for Machine Learning -- Chapter 3 Scoping the Landscape of (Extreme) Edge Machine Learning Processors -- Chapter 4 Hardware-Software Co-optimization through Design Space Exploration -- Chapter 5 Energy Efficient Single-core Hardware Acceleration -- Chapter 6 TinyVers: A Tiny Versatile All-Digital Heterogeneous Multi-core System-on-Chip -- Chapter 7 DIANA: Digital and ANAlog Heterogeneous Multi-core System-on-Chip -- Chapter 8 Networks-on-chip to Enable Large-scale Multi-core ML Acceleration -- Chapter 9 Conclusion.
Contained By:	Springer Nature eBook
標題:	Systems on a chip - Design and construction. -
電子資源:	https://doi.org/10.1007/978-3-031-38230-7
ISBN:	9783031382307

Towards heterogeneous multi-core systems-on-chip for edge machine learning = journey from single-core acceleration to multi-core heterogeneous systems /
Jain, Vikram.

Towards heterogeneous multi-core systems-on-chip for edge machine learningjourney from single-core acceleration to multi-core heterogeneous systems /[electronic resource] :by Vikram Jain, Marian Verhelst. - Cham :Springer Nature Switzerland :2024. - xxiii, 186 p. :ill. (some col.), digital ;24 cm.

Chapter 1: Introduction -- Chapter 2 Algorithmic Background for Machine Learning -- Chapter 3 Scoping the Landscape of (Extreme) Edge Machine Learning Processors -- Chapter 4 Hardware-Software Co-optimization through Design Space Exploration -- Chapter 5 Energy Efficient Single-core Hardware Acceleration -- Chapter 6 TinyVers: A Tiny Versatile All-Digital Heterogeneous Multi-core System-on-Chip -- Chapter 7 DIANA: Digital and ANAlog Heterogeneous Multi-core System-on-Chip -- Chapter 8 Networks-on-chip to Enable Large-scale Multi-core ML Acceleration -- Chapter 9 Conclusion.

This book explores and motivates the need for building homogeneous and heterogeneous multi-core systems for machine learning to enable flexibility and energy-efficiency. Coverage focuses on a key aspect of the challenges of (extreme-)edge-computing, i.e., design of energy-efficient and flexible hardware architectures, and hardware-software co-optimization strategies to enable early design space exploration of hardware architectures. The authors investigate possible design solutions for building single-core specialized hardware accelerators for machine learning and motivates the need for building homogeneous and heterogeneous multi-core systems to enable flexibility and energy-efficiency. The advantages of scaling to heterogeneous multi-core systems are shown through the implementation of multiple test chips and architectural optimizations. Discusses the need for scaling to multi-core systems for machine learning and several architectural and software optimizations; Covers single-core, homogeneous and heterogeneous multi-core Systems-on-chip for machine learning applications; Discusses the benefits of heterogeneity in the context of machine learning.

ISBN: 9783031382307

Standard No.: 10.1007/978-3-031-38230-7doiSubjects--Topical Terms:

745351
Systems on a chip
--Design and construction.

LC Class. No.: TK7895.E42 / J35 2024

Dewey Class. No.: 621.3815

Towards heterogeneous multi-core systems-on-chip for edge machine learning = journey from single-core acceleration to multi-core heterogeneous systems /
LDR:02847nmm a2200325 a 4500 001 2367830
003 DE-He213
005 20230915220614.0
006 m d
007 cr nn 008maaau
008 241127s2024 sz s 0 eng d
020 $a 9783031382307 $q (electronic bk.)
020 $a 9783031382291 $q (paper)
024 7 $a 10.1007/978-3-031-38230-7 $2 doi
035 $a 978-3-031-38230-7
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7895.E42 $b J35 2024
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
090 $a TK7895.E42 $b J25 2024
100 1 $a Jain, Vikram. $3 3711286
245 1 0 $a Towards heterogeneous multi-core systems-on-chip for edge machine learning $h [electronic resource] : $b journey from single-core acceleration to multi-core heterogeneous systems / $c by Vikram Jain, Marian Verhelst.
260 $a Cham : $b Springer Nature Switzerland : $b Imprint: Springer, $c 2024.
300 $a xxiii, 186 p. : $b ill. (some col.), digital ; $c 24 cm.
505 0 $a Chapter 1: Introduction -- Chapter 2 Algorithmic Background for Machine Learning -- Chapter 3 Scoping the Landscape of (Extreme) Edge Machine Learning Processors -- Chapter 4 Hardware-Software Co-optimization through Design Space Exploration -- Chapter 5 Energy Efficient Single-core Hardware Acceleration -- Chapter 6 TinyVers: A Tiny Versatile All-Digital Heterogeneous Multi-core System-on-Chip -- Chapter 7 DIANA: Digital and ANAlog Heterogeneous Multi-core System-on-Chip -- Chapter 8 Networks-on-chip to Enable Large-scale Multi-core ML Acceleration -- Chapter 9 Conclusion.
520 $a This book explores and motivates the need for building homogeneous and heterogeneous multi-core systems for machine learning to enable flexibility and energy-efficiency. Coverage focuses on a key aspect of the challenges of (extreme-)edge-computing, i.e., design of energy-efficient and flexible hardware architectures, and hardware-software co-optimization strategies to enable early design space exploration of hardware architectures. The authors investigate possible design solutions for building single-core specialized hardware accelerators for machine learning and motivates the need for building homogeneous and heterogeneous multi-core systems to enable flexibility and energy-efficiency. The advantages of scaling to heterogeneous multi-core systems are shown through the implementation of multiple test chips and architectural optimizations. Discusses the need for scaling to multi-core systems for machine learning and several architectural and software optimizations; Covers single-core, homogeneous and heterogeneous multi-core Systems-on-chip for machine learning applications; Discusses the benefits of heterogeneity in the context of machine learning.
650 0 $a Systems on a chip $x Design and construction. $3 745351
650 0 $a Edge computing. $3 3489844
650 0 $a Machine learning. $3 533906
650 1 4 $a Electronic Circuits and Systems. $3 3538814
650 2 4 $a Embedded Systems. $3 3592715
650 2 4 $a Machine Learning. $3 3382522
650 2 4 $a Processor Architectures. $3 892680
700 1 $a Verhelst, Marian. $3 3380854
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-031-38230-7
950 $a Engineering (SpringerNature-11647)