東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Linked to FindBook

Google Book

Amazon

博客來

FPGA Micro-Architecture-Code Co-Design for Low-Density Parity-Check Codes for Flash Memories.

Record Type:	Electronic resources : Monograph/item
Title/Author:	FPGA Micro-Architecture-Code Co-Design for Low-Density Parity-Check Codes for Flash Memories./
Author:	Nakhjavani, Reza.
Published:	Ann Arbor : ProQuest Dissertations & Theses, : 2021,
Description:	127 p.
Notes:	Source: Dissertations Abstracts International, Volume: 83-01, Section: B.
Contained By:	Dissertations Abstracts International83-01B.
Subject:	Computer engineering. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=28416652
ISBN:	9798522944261

FPGA Micro-Architecture-Code Co-Design for Low-Density Parity-Check Codes for Flash Memories.
Nakhjavani, Reza.

FPGA Micro-Architecture-Code Co-Design for Low-Density Parity-Check Codes for Flash Memories. - Ann Arbor : ProQuest Dissertations & Theses, 2021 - 127 p.

Source: Dissertations Abstracts International, Volume: 83-01, Section: B.

Thesis (Ph.D.)--University of Toronto (Canada), 2021.

This item must not be sold to any third party vendors.

The exponential growth of digital data has led to the proliferation of cloud storage systems as well as high-capacity, low-latency storage devices such as flash memory based solid-state drives (SSDs). These advances, along with the technology shrink, have increased the error rate both at system and device level. Storage device manufacturers and service providers often promise data reliability through error control coding. This dissertation is centered around the implementation of error correcting code (ECC) in data storage. In particular, we target low-density parity-check (LDPC) codes used for device-level and erasure codes used for system-level data reliability. Due to the ever-changing ECC requirements in the storage industry, we focus on field programmable gate arrays (FPGAs), given their short design cycles. Many studies on FPGA implementation of ECC focus on improving the hardware efficiency for a certain code of interest. This thesis extends this theme by considering hardware and code performance simultaneously. With the focus on ECCs used in data storage, we demonstrate a study of hardware-code co-design through an efficient FPGA micro-architecture that strikes a trade off between hardware efficiency and code performance. To this end, we leverage the FPGA's inherent physical architecture to propose an efficient reconfigurable micro-architecture for LDPC decoders. Then, we address the limitations of ECC in flash memories and define a finite decoder design space. Finally, we propose an end-to-end solution in which we leverage machine learning techniques to design a finite alphabet iterative decoder which strikes a trade off between hardware efficiency and code performance. In a separate effort, we perform a quantitative study of erasure coding design on FPGAs. We demonstrate, through probabilistic analysis, that an efficient implementation ought to allocate more resources to the common-case, while reducing the performance target for less probable cases.

ISBN: 9798522944261Subjects--Topical Terms:

621879
Computer engineering.
Subjects--Index Terms:

Decoder

FPGA Micro-Architecture-Code Co-Design for Low-Density Parity-Check Codes for Flash Memories.
LDR:03269nmm a2200397 4500 001 2342155
005 20211209144657.5
008 241004s2021 ||||||||||||||||| ||eng d
020 $a 9798522944261
035 $a (MiAaPQ)AAI28416652
035 $a AAI28416652
040 $a MiAaPQ $c MiAaPQ
100 1 $a Nakhjavani, Reza. $3 3680468
245 1 0 $a FPGA Micro-Architecture-Code Co-Design for Low-Density Parity-Check Codes for Flash Memories.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2021
300 $a 127 p.
500 $a Source: Dissertations Abstracts International, Volume: 83-01, Section: B.
500 $a Advisor: Zhu, Jianwen.
502 $a Thesis (Ph.D.)--University of Toronto (Canada), 2021.
506 $a This item must not be sold to any third party vendors.
520 $a The exponential growth of digital data has led to the proliferation of cloud storage systems as well as high-capacity, low-latency storage devices such as flash memory based solid-state drives (SSDs). These advances, along with the technology shrink, have increased the error rate both at system and device level. Storage device manufacturers and service providers often promise data reliability through error control coding. This dissertation is centered around the implementation of error correcting code (ECC) in data storage. In particular, we target low-density parity-check (LDPC) codes used for device-level and erasure codes used for system-level data reliability. Due to the ever-changing ECC requirements in the storage industry, we focus on field programmable gate arrays (FPGAs), given their short design cycles. Many studies on FPGA implementation of ECC focus on improving the hardware efficiency for a certain code of interest. This thesis extends this theme by considering hardware and code performance simultaneously. With the focus on ECCs used in data storage, we demonstrate a study of hardware-code co-design through an efficient FPGA micro-architecture that strikes a trade off between hardware efficiency and code performance. To this end, we leverage the FPGA's inherent physical architecture to propose an efficient reconfigurable micro-architecture for LDPC decoders. Then, we address the limitations of ECC in flash memories and define a finite decoder design space. Finally, we propose an end-to-end solution in which we leverage machine learning techniques to design a finite alphabet iterative decoder which strikes a trade off between hardware efficiency and code performance. In a separate effort, we perform a quantitative study of erasure coding design on FPGAs. We demonstrate, through probabilistic analysis, that an efficient implementation ought to allocate more resources to the common-case, while reducing the performance target for less probable cases.
590 $a School code: 0779.
650 4 $a Computer engineering. $3 621879
650 4 $a Computer science. $3 523869
650 4 $a Information technology. $3 532993
650 4 $a Information science. $3 554358
650 4 $a Internet of Things. $3 3538511
650 4 $a Codes. $3 3560019
650 4 $a Error correction & detection. $3 3480646
650 4 $a Field programmable gate arrays. $3 666370
653 $a Decoder
653 $a Error Correcting Code
653 $a Flash Memory
653 $a Field programmable gate arrays
653 $a Low-Density Parity-Check Codes
653 $a Micro-Architecture-Code Co-Design
690 $a 0464
690 $a 0489
690 $a 0984
690 $a 0723
710 2 $a University of Toronto (Canada). $b Electrical and Computer Engineering. $3 2096349
773 0 $t Dissertations Abstracts International $g 83-01B.
790 $a 0779
791 $a Ph.D.
792 $a 2021
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=28416652