東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

SoC physical design = a comprehensiv...

Chakravarthi, Veena S.

Linked to FindBook

Google Book

Amazon

博客來

SoC physical design = a comprehensive guide /

Record Type:	Electronic resources : Monograph/item
Title/Author:	SoC physical design/ by Veena S. Chakravarthi, Shivananda R. Koteshwar.
Reminder of title:	a comprehensive guide /
Author:	Chakravarthi, Veena S.
other author:	Koteshwar, Shivananda R.
Published:	Cham :Springer International Publishing : : 2022.,
Description:	xxiv, 155 p. :ill., digital ;24 cm.
[NT 15003449]:	Introduction -- SoC Physical Design Flow and Algorithms -- Physical Design Floor Plan and Placement -- Clock, Reset, and HFN -- Physical Design Routing -- Physical Design Verification.
Contained By:	Springer Nature eBook
Subject:	Systems on a chip. -
Online resource:	https://doi.org/10.1007/978-3-030-98112-9
ISBN:	9783030981129

SoC physical design = a comprehensive guide /
Chakravarthi, Veena S.

SoC physical designa comprehensive guide /[electronic resource] :by Veena S. Chakravarthi, Shivananda R. Koteshwar. - Cham :Springer International Publishing :2022. - xxiv, 155 p. :ill., digital ;24 cm.

Introduction -- SoC Physical Design Flow and Algorithms -- Physical Design Floor Plan and Placement -- Clock, Reset, and HFN -- Physical Design Routing -- Physical Design Verification.

SoC Physical Design is a comprehensive practical guide for VLSI designers that thoroughly examines and explains the practical physical design flow of system on chip (SoC) The book covers the rationale behind making design decisions on power, performance, and area (PPA) goals for SoC and explains the required design environment algorithms, design flows, constraints, handoff procedures, and design infrastructure requirements in achieving them. The book reveals challenges likely to be faced at each design process and ways to address them in practical design environments. Advanced topics on 3D ICs, EDA trends, and SOC trends are discussed in later chapters. Coverage also includes advanced physical design techniques followed for deep submicron SOC designs. The book provides aspiring VLSI designers, practicing design engineers, and electrical engineering students with a solid background on the complex physical design requirements of SoCs which are required to contribute effectively in design roles. Provides a comprehensive overview of the skills required for complex SoC design and development; Examines SOC design challenges in nanotechnology scales; Offers readers professional "tricks" to using tools for optimal design runs.

ISBN: 9783030981129

Standard No.: 10.1007/978-3-030-98112-9doiSubjects--Topical Terms:

729732
Systems on a chip.

LC Class. No.: TK7895.E42 / C43 2022

Dewey Class. No.: 621.3815

SoC physical design = a comprehensive guide /
LDR:02467nmm a2200337 a 4500 001 2301958
003 DE-He213
005 20220606102615.0
006 m d
007 cr nn 008maaau
008 230409s2022 sz s 0 eng d
020 $a 9783030981129 $q (electronic bk.)
020 $a 9783030981112 $q (paper)
024 7 $a 10.1007/978-3-030-98112-9 $2 doi
035 $a 978-3-030-98112-9
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7895.E42 $b C43 2022
072 7 $a THR $2 bicssc
072 7 $a TEC007000 $2 bisacsh
072 7 $a THR $2 thema
082 0 4 $a 621.3815 $2 23
090 $a TK7895.E42 $b C435 2022
100 1 $a Chakravarthi, Veena S. $3 3443826
245 1 0 $a SoC physical design $h [electronic resource] : $b a comprehensive guide / $c by Veena S. Chakravarthi, Shivananda R. Koteshwar.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2022.
300 $a xxiv, 155 p. : $b ill., digital ; $c 24 cm.
338 $a online resource $b cr $2 rdacarrier
505 0 $a Introduction -- SoC Physical Design Flow and Algorithms -- Physical Design Floor Plan and Placement -- Clock, Reset, and HFN -- Physical Design Routing -- Physical Design Verification.
520 $a SoC Physical Design is a comprehensive practical guide for VLSI designers that thoroughly examines and explains the practical physical design flow of system on chip (SoC) The book covers the rationale behind making design decisions on power, performance, and area (PPA) goals for SoC and explains the required design environment algorithms, design flows, constraints, handoff procedures, and design infrastructure requirements in achieving them. The book reveals challenges likely to be faced at each design process and ways to address them in practical design environments. Advanced topics on 3D ICs, EDA trends, and SOC trends are discussed in later chapters. Coverage also includes advanced physical design techniques followed for deep submicron SOC designs. The book provides aspiring VLSI designers, practicing design engineers, and electrical engineering students with a solid background on the complex physical design requirements of SoCs which are required to contribute effectively in design roles. Provides a comprehensive overview of the skills required for complex SoC design and development; Examines SOC design challenges in nanotechnology scales; Offers readers professional "tricks" to using tools for optimal design runs.
650 0 $a Systems on a chip. $3 729732
650 1 4 $a Electrical and Electronic Engineering. $3 3591890
650 2 4 $a Electronics Design and Verification. $3 3592716
650 2 4 $a Electronic Circuits and Systems. $3 3538814
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 893838
650 2 4 $a Embedded Systems. $3 3592715
700 1 $a Koteshwar, Shivananda R. $3 3601853
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-030-98112-9
950 $a Engineering (SpringerNature-11647)