東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

VLSI-SoC design trends = 28th IFIP W...

IFIP/IEEE International Conference on Very Large Scale Integration (2020 :)

Linked to FindBook

Google Book

Amazon

博客來

VLSI-SoC design trends = 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6-9, 2020 : revised and extended selected papers /

Record Type:	Electronic resources : Monograph/item
Title/Author:	VLSI-SoC design trends/ edited by Andrea Calimera ... [et al.].
Reminder of title:	28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6-9, 2020 : revised and extended selected papers /
remainder title:	VLSI-SoC 2020
other author:	Calimera, Andrea.
corporate name:	IFIP/IEEE International Conference on Very Large Scale Integration
Published:	Cham :Springer International Publishing : : 2021.,
Description:	xviii, 364 p. :ill., digital ;24 cm.
[NT 15003449]:	Low-Power High-Speed ADCs for ADC-Based Wireline Receivers in 22nm FDSOI -- A 125 pJ/b Mixed-Mode MCMC MIMO Detector with Relaxed DSP -- Low Power Current-Mode Relaxation Oscillators for Temperature and Supply Voltage Monitoring -- Fully-Autonomous SoC Synthesis using Customizable Cell-Based Analog and Mixed-signal Circuits Generation -- Assessing the Configuration Space of the Open Source NVDLA Deep Learning Accelerator on a Mainstream MPSoC Platform -- SAT-Based Mapping of Data-Flow Graph onto Coarse-Grained Reconfigurable Array -- Learning Based Timing Closure on Relative Timed Design -- Multilevel Signalling for High-Speed Chiplet-to-Chiplet Communication -- From Informal Specifications to an ABV Framework for Industrial Firmware Verification -- Modular Functional Testing: Targeting the Small Embedded Memories in GPUs -- RAT: A Lightweight Architecture Independent System-level Soft Error Mitigation Technique -- SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption -- 3D Nanofabric: Layout Challenges and Solutions for Ultra-Scaled Logic Designs -- 3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model -- Statistical Array Allocation and Partitioning for Compute In-Memory Fabrics -- A Technology Backward-Compatible Compilation Flow for Processing-In-Memory.
Contained By:	Springer Nature eBook
Subject:	Integrated circuits - Congresses. - Very large scale integration -
Online resource:	https://doi.org/10.1007/978-3-030-81641-4
ISBN:	9783030816414

VLSI-SoC design trends = 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6-9, 2020 : revised and extended selected papers /
VLSI-SoC design trends28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6-9, 2020 : revised and extended selected papers /[electronic resource] :VLSI-SoC 2020edited by Andrea Calimera ... [et al.]. - Cham :Springer International Publishing :2021. - xviii, 364 p. :ill., digital ;24 cm. - IFIP advances in information and communication technology,6211868-4238 ;. - IFIP advances in information and communication technology ;621..

Low-Power High-Speed ADCs for ADC-Based Wireline Receivers in 22nm FDSOI -- A 125 pJ/b Mixed-Mode MCMC MIMO Detector with Relaxed DSP -- Low Power Current-Mode Relaxation Oscillators for Temperature and Supply Voltage Monitoring -- Fully-Autonomous SoC Synthesis using Customizable Cell-Based Analog and Mixed-signal Circuits Generation -- Assessing the Configuration Space of the Open Source NVDLA Deep Learning Accelerator on a Mainstream MPSoC Platform -- SAT-Based Mapping of Data-Flow Graph onto Coarse-Grained Reconfigurable Array -- Learning Based Timing Closure on Relative Timed Design -- Multilevel Signalling for High-Speed Chiplet-to-Chiplet Communication -- From Informal Specifications to an ABV Framework for Industrial Firmware Verification -- Modular Functional Testing: Targeting the Small Embedded Memories in GPUs -- RAT: A Lightweight Architecture Independent System-level Soft Error Mitigation Technique -- SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption -- 3D Nanofabric: Layout Challenges and Solutions for Ultra-Scaled Logic Designs -- 3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model -- Statistical Array Allocation and Partitioning for Compute In-Memory Fabrics -- A Technology Backward-Compatible Compilation Flow for Processing-In-Memory.

This book contains extended and revised versions of the best papers presented at the 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, held in Salt Lake City, UT, USA, in October 2020.* The 16 full papers included in this volume were carefully reviewed and selected from the 38 papers (out of 74 submissions) presented at the conference. The papers discuss the latest academic and industrial results and developments as well as future trends in the field of System-on-Chip (SoC) design, considering the challenges of nano-scale, state-of-the-art and emerging manufacturing technologies. In particular they address cutting-edge research fields like low-power design of RF, analog and mixed-signal circuits, EDA tools for the synthesis and verification of heterogenous SoCs, accelerators for cryptography and deep learning and on-chip Interconnection system, reliability and testing, and integration of 3D-ICs. *The conference was held virtually.

ISBN: 9783030816414

Standard No.: 10.1007/978-3-030-81641-4doiSubjects--Topical Terms:

586339
Integrated circuits
--Very large scale integration--Congresses.

LC Class. No.: TK7874.75 / .I45 2020

Dewey Class. No.: 621.395

VLSI-SoC design trends = 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6-9, 2020 : revised and extended selected papers /
LDR:03597nmm a2200349 a 4500 001 2242053
003 DE-He213
005 20210714182738.0
006 m d
007 cr nn 008maaau
008 211207s2021 sz s 0 eng d
020 $a 9783030816414 $q (electronic bk.)
020 $a 9783030816407 $q (paper)
024 7 $a 10.1007/978-3-030-81641-4 $2 doi
035 $a 978-3-030-81641-4
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7874.75 $b .I45 2020
072 7 $a UT $2 bicssc
072 7 $a COM043000 $2 bisacsh
072 7 $a UT $2 thema
082 0 4 $a 621.395 $2 23
090 $a TK7874.75 $b .I23 2020
111 2 $a IFIP/IEEE International Conference on Very Large Scale Integration $n (28th : $d 2020 : $c Online) $3 3500816
245 1 0 $a VLSI-SoC design trends $h [electronic resource] : $b 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6-9, 2020 : revised and extended selected papers / $c edited by Andrea Calimera ... [et al.].
246 3 $a VLSI-SoC 2020
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2021.
300 $a xviii, 364 p. : $b ill., digital ; $c 24 cm.
490 1 $a IFIP advances in information and communication technology, $x 1868-4238 ; $v 621
505 0 $a Low-Power High-Speed ADCs for ADC-Based Wireline Receivers in 22nm FDSOI -- A 125 pJ/b Mixed-Mode MCMC MIMO Detector with Relaxed DSP -- Low Power Current-Mode Relaxation Oscillators for Temperature and Supply Voltage Monitoring -- Fully-Autonomous SoC Synthesis using Customizable Cell-Based Analog and Mixed-signal Circuits Generation -- Assessing the Configuration Space of the Open Source NVDLA Deep Learning Accelerator on a Mainstream MPSoC Platform -- SAT-Based Mapping of Data-Flow Graph onto Coarse-Grained Reconfigurable Array -- Learning Based Timing Closure on Relative Timed Design -- Multilevel Signalling for High-Speed Chiplet-to-Chiplet Communication -- From Informal Specifications to an ABV Framework for Industrial Firmware Verification -- Modular Functional Testing: Targeting the Small Embedded Memories in GPUs -- RAT: A Lightweight Architecture Independent System-level Soft Error Mitigation Technique -- SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption -- 3D Nanofabric: Layout Challenges and Solutions for Ultra-Scaled Logic Designs -- 3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model -- Statistical Array Allocation and Partitioning for Compute In-Memory Fabrics -- A Technology Backward-Compatible Compilation Flow for Processing-In-Memory.
520 $a This book contains extended and revised versions of the best papers presented at the 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, held in Salt Lake City, UT, USA, in October 2020.* The 16 full papers included in this volume were carefully reviewed and selected from the 38 papers (out of 74 submissions) presented at the conference. The papers discuss the latest academic and industrial results and developments as well as future trends in the field of System-on-Chip (SoC) design, considering the challenges of nano-scale, state-of-the-art and emerging manufacturing technologies. In particular they address cutting-edge research fields like low-power design of RF, analog and mixed-signal circuits, EDA tools for the synthesis and verification of heterogenous SoCs, accelerators for cryptography and deep learning and on-chip Interconnection system, reliability and testing, and integration of 3D-ICs. *The conference was held virtually.
650 0 $a Integrated circuits $x Very large scale integration $v Congresses. $3 586339
650 0 $a Systems on a chip $v Congresses. $3 896569
650 0 $a Computer network architectures $v Congresses. $3 1002160
650 0 $a Internet of things $v Congresses. $3 3135380
650 1 4 $a Computer Systems Organization and Communication Networks. $3 891212
650 2 4 $a Control Structures and Microprogramming. $3 895886
650 2 4 $a Input/Output and Data Communications. $3 893593
650 2 4 $a Information Systems Applications (incl. Internet) $3 1565452
700 1 $a Calimera, Andrea. $3 3500817
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
830 0 $a IFIP advances in information and communication technology ; $v 621. $3 3500818
856 4 0 $u https://doi.org/10.1007/978-3-030-81641-4
950 $a Computer Science (SpringerNature-11645)