東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Digital CMOS RF power amplifiers.

Yuan, Wen.

Linked to FindBook

Google Book

Amazon

博客來

Digital CMOS RF power amplifiers.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Digital CMOS RF power amplifiers./
Author:	Yuan, Wen.
Published:	Ann Arbor : ProQuest Dissertations & Theses, : 2016,
Description:	150 p.
Notes:	Source: Dissertation Abstracts International, Volume: 78-04(E), Section: B.
Contained By:	Dissertation Abstracts International78-04B(E).
Subject:	Electrical engineering. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10162908
ISBN:	9781369176810

Digital CMOS RF power amplifiers.
Yuan, Wen.

Digital CMOS RF power amplifiers. - Ann Arbor : ProQuest Dissertations & Theses, 2016 - 150 p.

Source: Dissertation Abstracts International, Volume: 78-04(E), Section: B.

Thesis (Ph.D.)--The University of Utah, 2016.

High speed wireless communication systems (e.g., long-term evolution (LTE), Wi-Fi) operate with high bandwidth and large peak-to-average power ratios (PAPRs). This is largely due to the use of orthogonal frequency division multiplexing (OFDM) modulation that is prevalent to maximize the spectral efficiency of the communication system. The power amplifier (PA) in the transmitter is the dominant energy consumer in the radio, largely because of the PAPR of the input signal. To reduce the energy consumption of the PA an amplifier that simultaneously achieves high efficiency and high linearity. Furthermore, to lower the cost for high volume production, it is desirable to achieve a complete System-on-Chip (SoC) integration.

ISBN: 9781369176810Subjects--Topical Terms:

649834
Electrical engineering.

Digital CMOS RF power amplifiers.
LDR:03409nmm a2200325 4500 001 2202813
005 20190520081352.5
008 201008s2016 ||||||||||||||||| ||eng d
020 $a 9781369176810
035 $a (MiAaPQ)AAI10162908
035 $a (MiAaPQ)utah:13476
035 $a AAI10162908
040 $a MiAaPQ $c MiAaPQ
100 1 $a Yuan, Wen. $3 1236008
245 1 0 $a Digital CMOS RF power amplifiers.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2016
300 $a 150 p.
500 $a Source: Dissertation Abstracts International, Volume: 78-04(E), Section: B.
500 $a Adviser: Jeffrey Sean Walling.
502 $a Thesis (Ph.D.)--The University of Utah, 2016.
520 $a High speed wireless communication systems (e.g., long-term evolution (LTE), Wi-Fi) operate with high bandwidth and large peak-to-average power ratios (PAPRs). This is largely due to the use of orthogonal frequency division multiplexing (OFDM) modulation that is prevalent to maximize the spectral efficiency of the communication system. The power amplifier (PA) in the transmitter is the dominant energy consumer in the radio, largely because of the PAPR of the input signal. To reduce the energy consumption of the PA an amplifier that simultaneously achieves high efficiency and high linearity. Furthermore, to lower the cost for high volume production, it is desirable to achieve a complete System-on-Chip (SoC) integration.
520 $a Linear amplifiers (e.g., Class-A, -B, -AB) are inefficient when amplifying signals with large PAPR that is associated by high peak-to-average modulation techniques such as LTE. OFDM. Switching amplifiers (e.g., Class-D, -E, -F) are very promising due to their high efficiency when compared to their linear amplifier counterparts. Linearization techniques for switching amplifiers have been intensively investigated due to their limited sensitivity to the input amplitude of the signal. Deep-submicron CMOS technology is mostly utilized for logic circuitry, and the Moore's law scaling of CMOS optimizes transistors to operate as high-speed and low-loss switches rather than high gain transistors. Hence, it is advantageous to use transistors in switching mode as switching amplifies and use high-speed digital logic circuitry to implement linearization systems and circuitry.
520 $a In this work, several linearization architectures are investigated and demonstrated. An envelope elimination and restoration (EER) transmitter that comprises a class-E power amplifier and a 10-bit digital-to-analog converter (DAC) controlled current modulator is investigated. A pipelined switched-capacitor DAC is designed to control an open-loop transconductor that operates as a current modulator, modulating the amplitude of the current supplied to a class-E PA. Such a topology allows for increased filtering of the quantization noise that is problematic in most digital PAs (DPA). The proposed quadrature and multiphase architecture can avoid the bandwidth expansion and delay mismatch associated with polar PAs. The multiphase switched capacitor power amplifier (SCPA) was proposed after the quadrature SCPA and it significantly improves the power efficiency.
590 $a School code: 0240.
650 4 $a Electrical engineering. $3 649834
650 4 $a Multimedia communications. $3 590562
690 $a 0544
690 $a 0558
710 2 $a The University of Utah. $b Electrical and Computer Engineering. $3 1676187
773 0 $t Dissertation Abstracts International $g 78-04B(E).
790 $a 0240
791 $a Ph.D.
792 $a 2016
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10162908