東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Novel Structures for High-Speed Delt...

Chae, Jeong Seok.

Linked to FindBook

Google Book

Amazon

博客來

Novel Structures for High-Speed Delta-Sigma Data Converters.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Novel Structures for High-Speed Delta-Sigma Data Converters./
Author:	Chae, Jeong Seok.
Published:	Ann Arbor : ProQuest Dissertations & Theses, : 2011,
Description:	102 p.
Notes:	Source: Dissertation Abstracts International, Volume: 72-06, Section: B, page: 3611.
Contained By:	Dissertation Abstracts International72-06B.
Subject:	Electrical engineering. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3452544
ISBN:	9781124596242

Novel Structures for High-Speed Delta-Sigma Data Converters.
Chae, Jeong Seok.

Novel Structures for High-Speed Delta-Sigma Data Converters. - Ann Arbor : ProQuest Dissertations & Theses, 2011 - 102 p.

Source: Dissertation Abstracts International, Volume: 72-06, Section: B, page: 3611.

Thesis (Ph.D.)--Oregon State University, 2011.

This item is not available from ProQuest Dissertations & Theses.

As CMOS processes keep scaling down devices, the maximum operating frequencies of CMOS devices increase, and hence circuits can process very wide band signals. Moreover, the small physical dimensions of transistors allow the placing of many more blocks into a single chip, including highly accurate analog blocks and complicated digital blocks, which can process audio to communication data. Nowadays, wideband and low-power data converter is mandatory for mobile applications which need a bridge between analog and digital blocks.

ISBN: 9781124596242Subjects--Topical Terms:

649834
Electrical engineering.

Novel Structures for High-Speed Delta-Sigma Data Converters.
LDR:02741nmm a2200325 4500 001 2157500
005 20180605073452.5
008 190424s2011 ||||||||||||||||| ||eng d
020 $a 9781124596242
035 $a (MiAaPQ)AAI3452544
035 $a AAI3452544
040 $a MiAaPQ $c MiAaPQ
100 1 $a Chae, Jeong Seok. $3 3345310
245 1 0 $a Novel Structures for High-Speed Delta-Sigma Data Converters.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2011
300 $a 102 p.
500 $a Source: Dissertation Abstracts International, Volume: 72-06, Section: B, page: 3611.
500 $a Adviser: Gabor C. Temes.
502 $a Thesis (Ph.D.)--Oregon State University, 2011.
506 $a This item is not available from ProQuest Dissertations & Theses.
520 $a As CMOS processes keep scaling down devices, the maximum operating frequencies of CMOS devices increase, and hence circuits can process very wide band signals. Moreover, the small physical dimensions of transistors allow the placing of many more blocks into a single chip, including highly accurate analog blocks and complicated digital blocks, which can process audio to communication data. Nowadays, wideband and low-power data converter is mandatory for mobile applications which need a bridge between analog and digital blocks.
520 $a In this dissertation, low-power and wideband techniques are proposed. An embedded-adder quantizer with dynamic preamplifier is proposed to achieve power-efficient operation. Various double-sampling schemes are studied, and novel schemes are presented to achieve wideband operation without noise folding effect. To reduce timing delay and idle tones, a high speed DEM which alternates two sets of comparator references is proposed. Multi-cell architecture is studied to insure higher performance when the number of modulators increases.
520 $a 0.18 mm double-poly/4-metal CMOS process was used to implement a prototype IC. 20 MHz signal bandwidth was achieved with a 320 MHz sampling clock. The peak SNDR was 63 dB. The figure-of-merit FoM = P/(2*BW*2ENOB) was 0.35 pJ/conversion, with a 16 mW power consumption. Measurement results show that the proposed design ideas are useful for low-power and wideband delta-sigma modulators which have low OSR.
520 $a A second-order noise-coupled modulator with an embedded-zero optimization was proposed to reduce power consumption by eliminating some of the integrators. This architecture makes easier the implementation of the small feedback capacitors for high OSR modulators.
590 $a School code: 0172.
650 4 $a Electrical engineering. $3 649834
690 $a 0544
710 2 $a Oregon State University. $3 625720
773 0 $t Dissertation Abstracts International $g 72-06B.
790 $a 0172
791 $a Ph.D.
792 $a 2011
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3452544