東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Architectural Compensation Technique...

Maghari, Nima.

Linked to FindBook

Google Book

Amazon

博客來

Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters./
Author:	Maghari, Nima.
Published:	Ann Arbor : ProQuest Dissertations & Theses, : 2010,
Description:	126 p.
Notes:	Source: Dissertation Abstracts International, Volume: 72-03, Section: B, page: 1680.
Contained By:	Dissertation Abstracts International72-03B.
Subject:	Electrical engineering. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3441896
ISBN:	9781124463179

Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters.
Maghari, Nima.

Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters. - Ann Arbor : ProQuest Dissertations & Theses, 2010 - 126 p.

Source: Dissertation Abstracts International, Volume: 72-03, Section: B, page: 1680.

Thesis (Ph.D.)--Oregon State University, 2010.

Delta-sigma analog-to-digital converters (ADCs) are suitable for many applications due to several advantages such as relaxed anti-aliasing filter, high signal-to-noise and distortion ratio (SNDR) and most important of all, reduced sensitivity to analog imperfections. This thesis introduces several structures to overcome loop imperfections and stability issues in delta-sigma modulators. First, a new multi-loop delta-sigma modulator is proposed to combine the relaxed circuit requirements of single-loop modulators with the stability of traditional multi-loop modulators. Measurement results of the prototype IC confirmed with opamps with loop gain of less than 30dB, SNDR of over 74dB can be achieved. Also proposed is a new single-loop modulator using a delay-free two-step quantizer enabling the input signals beyond the full-scale range to be processed by the loop. The fabricated prototype IC achieves over 75dB SNDR by allowing signals up to +5dBFS input signals. Third, is a modified dual-slope ADC which achieves first-order quantization noise-shaping. Combined as the quantizer of a second-order delta-sigma loop, the fabricated prototype IC achieves third-order noise shaping with 78dB peak SNDR.

ISBN: 9781124463179Subjects--Topical Terms:

649834
Electrical engineering.

Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters.
LDR:02125nmm a2200277 4500 001 2157499
005 20180605073452.5
008 190424s2010 ||||||||||||||||| ||eng d
020 $a 9781124463179
035 $a (MiAaPQ)AAI3441896
035 $a AAI3441896
040 $a MiAaPQ $c MiAaPQ
100 1 $a Maghari, Nima. $3 3345309
245 1 0 $a Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2010
300 $a 126 p.
500 $a Source: Dissertation Abstracts International, Volume: 72-03, Section: B, page: 1680.
500 $a Adviser: Un-Ku Moon.
502 $a Thesis (Ph.D.)--Oregon State University, 2010.
520 $a Delta-sigma analog-to-digital converters (ADCs) are suitable for many applications due to several advantages such as relaxed anti-aliasing filter, high signal-to-noise and distortion ratio (SNDR) and most important of all, reduced sensitivity to analog imperfections. This thesis introduces several structures to overcome loop imperfections and stability issues in delta-sigma modulators. First, a new multi-loop delta-sigma modulator is proposed to combine the relaxed circuit requirements of single-loop modulators with the stability of traditional multi-loop modulators. Measurement results of the prototype IC confirmed with opamps with loop gain of less than 30dB, SNDR of over 74dB can be achieved. Also proposed is a new single-loop modulator using a delay-free two-step quantizer enabling the input signals beyond the full-scale range to be processed by the loop. The fabricated prototype IC achieves over 75dB SNDR by allowing signals up to +5dBFS input signals. Third, is a modified dual-slope ADC which achieves first-order quantization noise-shaping. Combined as the quantizer of a second-order delta-sigma loop, the fabricated prototype IC achieves third-order noise shaping with 78dB peak SNDR.
590 $a School code: 0172.
650 4 $a Electrical engineering. $3 649834
690 $a 0544
710 2 $a Oregon State University. $3 625720
773 0 $t Dissertation Abstracts International $g 72-03B.
790 $a 0172
791 $a Ph.D.
792 $a 2010
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3441896