東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Parasitic substrate coupling in high...

Buccella, Pietro.

Linked to FindBook

Google Book

Amazon

博客來

Parasitic substrate coupling in high voltage integrated circuits = minority and majority carriers propagation in semiconductor substrate /

Record Type:	Electronic resources : Monograph/item
Title/Author:	Parasitic substrate coupling in high voltage integrated circuits/ by Pietro Buccella ... [et al.].
Reminder of title:	minority and majority carriers propagation in semiconductor substrate /
other author:	Buccella, Pietro.
Published:	Cham :Springer International Publishing : : 2018.,
Description:	xvii, 183 p. :ill., digital ;24 cm.
[NT 15003449]:	Chapter1: Overview of Parasitic Substrate Coupling -- Chapter2: Design Challenges in High Voltage ICs -- Chapter3: Substrate Modeling with Parasitic Transistors -- Chapter4: TCAD Validation of the Model -- Chapter5: Extraction Tool for the Substrate Network -- Chapter6: Parasitic Bipolar Transistors in Benchmark Structures -- Chapter7: Substrate Coupling Analysis and Evaluation of Protection Strategies.
Contained By:	Springer eBooks
Subject:	Engineering. -
Online resource:	http://dx.doi.org/10.1007/978-3-319-74382-0
ISBN:	9783319743820

Parasitic substrate coupling in high voltage integrated circuits = minority and majority carriers propagation in semiconductor substrate /
Parasitic substrate coupling in high voltage integrated circuitsminority and majority carriers propagation in semiconductor substrate /[electronic resource] :by Pietro Buccella ... [et al.]. - Cham :Springer International Publishing :2018. - xvii, 183 p. :ill., digital ;24 cm. - Analog circuits and signal processing,1872-082X. - Analog circuits and signal processing..

Chapter1: Overview of Parasitic Substrate Coupling -- Chapter2: Design Challenges in High Voltage ICs -- Chapter3: Substrate Modeling with Parasitic Transistors -- Chapter4: TCAD Validation of the Model -- Chapter5: Extraction Tool for the Substrate Network -- Chapter6: Parasitic Bipolar Transistors in Benchmark Structures -- Chapter7: Substrate Coupling Analysis and Evaluation of Protection Strategies.

This book introduces a new approach to model and predict substrate parasitic failures in integrated circuits with standard circuit design tools. The injection of majority and minority carriers in the substrate is a recurring problem in smart power ICs containing high voltage, high current switching devices besides sensitive control, protection and signal processing circuits. The injection of parasitic charges leads to the activation of substrate bipolar transistors. This book explores how these events can be evaluated for a wide range of circuit topologies. To this purpose, new generalized devices implemented in Verilog-A are used to model the substrate with standard circuit simulators. This approach was able to predict for the first time the activation of a latch-up in real circuits through post-layout SPICE simulation analysis. Discusses substrate modeling and circuit-level simulation of parasitic bipolar device coupling effects in integrated circuits; Includes circuit back-annotation of the parasitic lateral n-p-n and vertical p-n-p bipolar transistors in the substrate; Uses Spice for simulation and characterization of parasitic bipolar transistors, latch-up of the parasitic p-n-p-n structure, and electrostatic discharge (ESD) protection devices; Offers design guidelines to reduce couplings by adding specific test protections.

ISBN: 9783319743820

Standard No.: 10.1007/978-3-319-74382-0doiSubjects--Topical Terms:

586835
Engineering.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Parasitic substrate coupling in high voltage integrated circuits = minority and majority carriers propagation in semiconductor substrate /
LDR:02846nmm a2200325 a 4500 001 2136788
003 DE-He213
005 20180913102032.0
006 m d
007 cr nn 008maaau
008 181117s2018 gw s 0 eng d
020 $a 9783319743820 $q (electronic bk.)
020 $a 9783319743813 $q (paper)
024 7 $a 10.1007/978-3-319-74382-0 $2 doi
035 $a 978-3-319-74382-0
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 621.3815 $2 23
090 $a TK7888.4 $b .P223 2018
245 0 0 $a Parasitic substrate coupling in high voltage integrated circuits $h [electronic resource] : $b minority and majority carriers propagation in semiconductor substrate / $c by Pietro Buccella ... [et al.].
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2018.
300 $a xvii, 183 p. : $b ill., digital ; $c 24 cm.
490 1 $a Analog circuits and signal processing, $x 1872-082X
505 0 $a Chapter1: Overview of Parasitic Substrate Coupling -- Chapter2: Design Challenges in High Voltage ICs -- Chapter3: Substrate Modeling with Parasitic Transistors -- Chapter4: TCAD Validation of the Model -- Chapter5: Extraction Tool for the Substrate Network -- Chapter6: Parasitic Bipolar Transistors in Benchmark Structures -- Chapter7: Substrate Coupling Analysis and Evaluation of Protection Strategies.
520 $a This book introduces a new approach to model and predict substrate parasitic failures in integrated circuits with standard circuit design tools. The injection of majority and minority carriers in the substrate is a recurring problem in smart power ICs containing high voltage, high current switching devices besides sensitive control, protection and signal processing circuits. The injection of parasitic charges leads to the activation of substrate bipolar transistors. This book explores how these events can be evaluated for a wide range of circuit topologies. To this purpose, new generalized devices implemented in Verilog-A are used to model the substrate with standard circuit simulators. This approach was able to predict for the first time the activation of a latch-up in real circuits through post-layout SPICE simulation analysis. Discusses substrate modeling and circuit-level simulation of parasitic bipolar device coupling effects in integrated circuits; Includes circuit back-annotation of the parasitic lateral n-p-n and vertical p-n-p bipolar transistors in the substrate; Uses Spice for simulation and characterization of parasitic bipolar transistors, latch-up of the parasitic p-n-p-n structure, and electrostatic discharge (ESD) protection devices; Offers design guidelines to reduce couplings by adding specific test protections.
650 0 $a Engineering. $3 586835
650 0 $a Electronic circuits. $3 528097
650 0 $a Electronics. $3 517156
650 0 $a Microelectronics. $3 649832
650 2 4 $a Circuits and Systems. $3 896527
650 2 4 $a Electronic Circuits and Devices. $3 1245773
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 893838
700 1 $a Buccella, Pietro. $3 3308540
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
830 0 $a Analog circuits and signal processing. $3 1565978
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-74382-0
950 $a Engineering (Springer-11647)