東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Model-driven memory optimizations fo...

Frasca, Michael.

Linked to FindBook

Google Book

Amazon

博客來

Model-driven memory optimizations for high performance computing: From caches to I/O.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Model-driven memory optimizations for high performance computing: From caches to I/O./
Author:	Frasca, Michael.
Description:	106 p.
Notes:	Source: Dissertation Abstracts International, Volume: 74-05(E), Section: B.
Contained By:	Dissertation Abstracts International74-05B(E).
Subject:	Engineering, Computer. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3534722
ISBN:	9781267824509

Model-driven memory optimizations for high performance computing: From caches to I/O.
Frasca, Michael.

Model-driven memory optimizations for high performance computing: From caches to I/O. - 106 p.

Source: Dissertation Abstracts International, Volume: 74-05(E), Section: B.

Thesis (Ph.D.)--The Pennsylvania State University, 2012.

High performance systems are quickly evolving to keep pace with application demands, and we observe greater complexity in system design at all scales. Parallelism, in its many forms, is a fundamental change agent of current system and software architecture, and the greatest source of power and performance challenges. We understand that dynamic techniques are required to optimize computation in this environment and propose model-driven techniques to first understand performance inefficiencies, then respond with online and adaptive mechanisms. In this thesis, we recognize that the parallelism employed creates contention within and throughout the memory hierarchy, and we therefore focus our analysis in this domain.

ISBN: 9781267824509Subjects--Topical Terms:

1669061
Engineering, Computer.

Model-driven memory optimizations for high performance computing: From caches to I/O.
LDR:02527nam 2200277 4500 001 1957300
005 20131202131330.5
008 150210s2012 ||||||||||||||||| ||eng d
020 $a 9781267824509
035 $a (UMI)AAI3534722
035 $a AAI3534722
040 $a UMI $c UMI
100 1 $a Frasca, Michael. $3 2092169
245 1 0 $a Model-driven memory optimizations for high performance computing: From caches to I/O.
300 $a 106 p.
500 $a Source: Dissertation Abstracts International, Volume: 74-05(E), Section: B.
500 $a Adviser: Padma Raghavan.
502 $a Thesis (Ph.D.)--The Pennsylvania State University, 2012.
520 $a High performance systems are quickly evolving to keep pace with application demands, and we observe greater complexity in system design at all scales. Parallelism, in its many forms, is a fundamental change agent of current system and software architecture, and the greatest source of power and performance challenges. We understand that dynamic techniques are required to optimize computation in this environment and propose model-driven techniques to first understand performance inefficiencies, then respond with online and adaptive mechanisms. In this thesis, we recognize that the parallelism employed creates contention within and throughout the memory hierarchy, and we therefore focus our analysis in this domain.
520 $a The memory hierarchy extends from on-chip caches through persistent storage in I/O subsystems, and we analyze and develop models of shared data and cache use to understand how parallel applications interact with hardware and why parallel scalability is often poor. Through this lens of these memory models, we develop dynamic optimization techniques for disparate layers of the memory hierarchy. For on-chip multi-core caches, we seek to improve data sharing characteristics for sparse high performance algorithms. Our approach leverages model-driven insight to dynamically change inter-thread access behavior so that it efficiently maps to the given hardware topology. In the I/O subspace, we target the interference caused by concurrent applications accessing a shared storage caches. We design model-driven techniques to both isolate application behavior and dynamically alter inefficient caching policies.
590 $a School code: 0176.
650 4 $a Engineering, Computer. $3 1669061
690 $a 0464
710 2 $a The Pennsylvania State University. $3 699896
773 0 $t Dissertation Abstracts International $g 74-05B(E).
790 1 0 $a Raghavan, Padma, $e advisor
790 $a 0176
791 $a Ph.D.
792 $a 2012
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3534722