RSA加解密演算法之時序容錯超大型積體電路設計 = = Design ...
吳宗翰

Linked to FindBook      Google Book      Amazon      博客來     
  • RSA加解密演算法之時序容錯超大型積體電路設計 = = Design of Timing-Error-Tolerant VLSI Circuits for RSA Encryption and Decryption /
  • Record Type: Language materials, printed : Monograph/item
    Title/Author: RSA加解密演算法之時序容錯超大型積體電路設計 = / 吳宗翰撰 ; 紀新洲指導
    Reminder of title: Design of Timing-Error-Tolerant VLSI Circuits for RSA Encryption and Decryption /
    remainder title: Design of Timing-Error-Tolerant VLSI Circuits for RSA Encryption and Decryption
    Author: 吳宗翰
    Published: 花蓮縣壽豐鄉 : 國立東華大學電機工程學系, : 2014[民103],
    Description: [17],76面 : 圖,表 ; 30公分
    Notes: 校內電子全文開放日期 2014.8.13
    Online resource: http://134.208.29.93/cgi-bin/cdrfb3/gsweb.cgi?o=dstdcdr&i=ssid=%22610123113%22.
Location:  Year:  Volume Number: 
Items
  • 1 records • Pages 1 •
 
GE0149186 五樓論文區 (5F Theses & Dissertations) 03.不外借_N 本校碩士論文 T 448.6 2634 2014 一般使用(Normal) On shelf 0
  • 1 records • Pages 1 •
Multimedia
Reviews
Export
pickup library
 
 
Change password
Login