東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Integrated RF CMOS frequency synthes...

Aktas, Adem.

FindBook

Google Book

Amazon

博客來

Integrated RF CMOS frequency synthesizers and oscillators for wireless applications.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Integrated RF CMOS frequency synthesizers and oscillators for wireless applications./
作者:	Aktas, Adem.
面頁冊數:	237 p.
附註:	Source: Dissertation Abstracts International, Volume: 65-01, Section: B, page: 0347.
Contained By:	Dissertation Abstracts International65-01B.
標題:	Engineering, Electronics and Electrical. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3119449
ISBN:	0496668435

Integrated RF CMOS frequency synthesizers and oscillators for wireless applications.
Aktas, Adem.

Integrated RF CMOS frequency synthesizers and oscillators for wireless applications. - 237 p.

Source: Dissertation Abstracts International, Volume: 65-01, Section: B, page: 0347.

Thesis (Ph.D.)--The Ohio State University, 2004.

PLL (Phase-Locked Loop) frequency synthesizers are used in wireless transceivers for frequency conversion. Recent directions in PLL frequency synthesizer research and development are to fully integrate PLL synthesizers in CMOS technology, to improve phase noise performance, and to operate wide range of frequency bands and channel bandwidths. Fully integration of synthesizers in CMOS technology is desired for low cost, low power consumption and small size in mobile wireless terminals. Low phase noise and high performance are required by digital modulation techniques which have been used in new generations of wireless standards for the efficient use of available frequency spectrum. Operation over a wide range of frequency bands and channel bandwidths are required to support migration and backward compatibility in the wireless standard evolution. This work explores wideband PLL frequency synthesizer design and implementation in CMOS technology with focus on integration of wideband VCOs (Voltage-Controlled Oscillators).

ISBN: 0496668435Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Integrated RF CMOS frequency synthesizers and oscillators for wireless applications.
LDR:03751nmm 2200325 4500 001 1838214
005 20050512080248.5
008 130614s2004 eng d
020 $a 0496668435
035 $a (UnM)AAI3119449
035 $a AAI3119449
040 $a UnM $c UnM
100 1 $a Aktas, Adem. $3 830028
245 1 0 $a Integrated RF CMOS frequency synthesizers and oscillators for wireless applications.
300 $a 237 p.
500 $a Source: Dissertation Abstracts International, Volume: 65-01, Section: B, page: 0347.
500 $a Adviser: Mohammed Ismail ElNaggar.
502 $a Thesis (Ph.D.)--The Ohio State University, 2004.
520 $a PLL (Phase-Locked Loop) frequency synthesizers are used in wireless transceivers for frequency conversion. Recent directions in PLL frequency synthesizer research and development are to fully integrate PLL synthesizers in CMOS technology, to improve phase noise performance, and to operate wide range of frequency bands and channel bandwidths. Fully integration of synthesizers in CMOS technology is desired for low cost, low power consumption and small size in mobile wireless terminals. Low phase noise and high performance are required by digital modulation techniques which have been used in new generations of wireless standards for the efficient use of available frequency spectrum. Operation over a wide range of frequency bands and channel bandwidths are required to support migration and backward compatibility in the wireless standard evolution. This work explores wideband PLL frequency synthesizer design and implementation in CMOS technology with focus on integration of wideband VCOs (Voltage-Controlled Oscillators).
520 $a Phase noise of a PLL synthesizer is a major design consideration and integration issue. A PLL noise model is developed for noise optimization purposes. A SPICE implementation of the PLL noise model is presented and used in the design and optimization of PLLs for broadband wireless applications.
520 $a Wideband RF VCO design with sub-bands is investigated. Frequency planning, synthesizer architecture and technology considerations for integration are also explored for wideband VCO design. Band switching techniques for VCO tuning range are presented. Active VCO circuit topologies and resonator design are also presented.
520 $a Wideband PLL frequency synthesizers are designed and implemented for a multi-band/standard IEEE 802.11a/b/g WLAN radio in 0.18mum CMOS. Phase noise trade-offs for PLL design are explored in this application. Loop filter design in an integrated environment is also investigated. Development and design of a wideband VCO for this application is also presented. An auto calibration circuit is developed for the VCO tuning band selection.
520 $a Another application of the wideband PLL frequency synthesizer is designed and implemented for a fully integrated dual-mode frequency synthesizer for GSM and WCDMA standards in 0.5mum CMOS. A hybrid integer-N/fractional-N architecture is developed to meet the multi-standard requirements. A dual-band VCO is developed for this application.
520 $a Design and implementation of high performance RF VCO depends on the RF models of the devices. RF CMOS characterization and modeling techniques are explored. Microwave wafer measurement and calibration techniques are also investigated for CMOS technology. A test chip is developed in 0.5mum CMOS technology. CMOS technologies are evaluated for RF design.
590 $a School code: 0168.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a The Ohio State University. $3 718944
773 0 $t Dissertation Abstracts International $g 65-01B.
790 1 0 $a ElNaggar, Mohammed Ismail, $e advisor
790 $a 0168
791 $a Ph.D.
792 $a 2004
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3119449