東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

A dual-path 2-0 MASH ADC with dual d...

Zhang, Zhenyong.

Linked to FindBook

Google Book

Amazon

博客來

A dual-path 2-0 MASH ADC with dual digital error correction.

Record Type:	Electronic resources : Monograph/item
Title/Author:	A dual-path 2-0 MASH ADC with dual digital error correction./
Author:	Zhang, Zhenyong.
Description:	93 p.
Notes:	Source: Dissertation Abstracts International, Volume: 68-06, Section: B, page: .
Contained By:	Dissertation Abstracts International68-06B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3268271
ISBN:	9780549066736

A dual-path 2-0 MASH ADC with dual digital error correction.
Zhang, Zhenyong.

A dual-path 2-0 MASH ADC with dual digital error correction. - 93 p.

Source: Dissertation Abstracts International, Volume: 68-06, Section: B, page: .

Thesis (Ph.D.)--Oregon State University, 2007.

This dissertation presents a dual-path 2-0 MASH (Multi-stAge-noise - SHaping) ADC with two verified digital corrections of DAC mismatch error and quantization noise leakage. By using these two techniques, the requirements for the analog circuits are greatly relaxed. The dual-path structure generates two outputs, one only composed of conversion errors, the other input signal plus conversion errors. For the above two correlation algorithms, the input signal is the largest interference. Hence, the first output is suitable for a correlation operation, greatly speeding up the correlation based techniques, while the second serves as the final output after removal of the DAC error and quantization noise leakage.

ISBN: 9780549066736Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

A dual-path 2-0 MASH ADC with dual digital error correction.
LDR:02749nmm 2200289 4500 001 1835722
005 20071226140440.5
008 130610s2007 eng d
020 $a 9780549066736
035 $a (UMI)AAI3268271
035 $a AAI3268271
040 $a UMI $c UMI
100 1 $a Zhang, Zhenyong. $3 1924344
245 1 2 $a A dual-path 2-0 MASH ADC with dual digital error correction.
300 $a 93 p.
500 $a Source: Dissertation Abstracts International, Volume: 68-06, Section: B, page: .
500 $a Adviser: Gabor C. Temes.
502 $a Thesis (Ph.D.)--Oregon State University, 2007.
520 $a This dissertation presents a dual-path 2-0 MASH (Multi-stAge-noise - SHaping) ADC with two verified digital corrections of DAC mismatch error and quantization noise leakage. By using these two techniques, the requirements for the analog circuits are greatly relaxed. The dual-path structure generates two outputs, one only composed of conversion errors, the other input signal plus conversion errors. For the above two correlation algorithms, the input signal is the largest interference. Hence, the first output is suitable for a correlation operation, greatly speeding up the correlation based techniques, while the second serves as the final output after removal of the DAC error and quantization noise leakage.
520 $a The dissertation also proposes a new Dynamic Element Matching (DEM) technique, namely Segmented Data Weighted Averaging (SeDWA), for application in a multi-bit Delta-Sigma Modulator (DSM). In SeDWA, the DAC elements are divided into several subsets with Data Weighted Averaging (DWA) applied in each set. This allows a simpler and faster implementation, and the selecting sequences for the DAC elements are more randomized than in conventional DWA. It reduces pattern tones, but still provides mismatch error shaping. In the simulated Power Spectra Density (PSD), no in-band pattern tones were observed, and only a moderate rise of the noise floor. Therefore, higher Spurious-Free Dynamic Range (SFDR) was achieved. The implementation of SeDWA can be simpler and faster than that of conventional DWA, making it suitable for high-speed applications.
520 $a To verify the first technique, an experimental dual-path 2-0 MASH DSM was built. The split structure allows fast convergence and improved accuracy for the correction. Using a 20 MHz clock, the prototype chip achieved an 84 dB dynamic range in a 1.25 MHz signal band, when fabricated in CMOS 0.18um process.
590 $a School code: 0172.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a Oregon State University. $3 625720
773 0 $t Dissertation Abstracts International $g 68-06B.
790 1 0 $a Temes, Gabor C., $e advisor
790 $a 0172
791 $a Ph.D.
792 $a 2007
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3268271