東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

A Low Power CMOS Design of An All Di...

Zhao, Jun.

Linked to FindBook

Google Book

Amazon

博客來

A Low Power CMOS Design of An All Digital Phase Locked Loop.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	A Low Power CMOS Design of An All Digital Phase Locked Loop./
Author:	Zhao, Jun.
Description:	121 p.
Notes:	Source: Dissertation Abstracts International, Volume: 72-08, Section: B, page: .
Contained By:	Dissertation Abstracts International72-08B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3454890
ISBN:	9781124649375

A Low Power CMOS Design of An All Digital Phase Locked Loop.
Zhao, Jun.

A Low Power CMOS Design of An All Digital Phase Locked Loop. - 121 p.

Source: Dissertation Abstracts International, Volume: 72-08, Section: B, page: .

Thesis (Ph.D.)--Northeastern University, 2011.

This dissertation presents a proposed all digital phase locked loop and a digitally controlled oscillator with low power consumption for fractional-N frequency synthesis applications. The basic operation of the conventional PLL-based frequency synthesizers is first briefly reviewed, followed by the literature review of some reported digital PLL based frequency synthesizer. An all digital PLL is thus proposed, including the system architecture and implementations of its sub-blocks. In the proposed all digital PLL, the PFD-TDC pair used in many reported digital PLLs is replaced by a customized time-to-digital converter. A novel Schmitt trigger based digital controlled oscillator is proposed to achieve a wide linear tuning range with low power consumption.

ISBN: 9781124649375Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

A Low Power CMOS Design of An All Digital Phase Locked Loop.
LDR:02775nam 2200313 4500 001 1401339
005 20111017083920.5
008 130515s2011 ||||||||||||||||| ||eng d
020 $a 9781124649375
035 $a (UMI)AAI3454890
035 $a AAI3454890
040 $a UMI $c UMI
100 1 $a Zhao, Jun. $3 1263328
245 1 2 $a A Low Power CMOS Design of An All Digital Phase Locked Loop.
300 $a 121 p.
500 $a Source: Dissertation Abstracts International, Volume: 72-08, Section: B, page: .
500 $a Adviser: Yong-bin Kim.
502 $a Thesis (Ph.D.)--Northeastern University, 2011.
520 $a This dissertation presents a proposed all digital phase locked loop and a digitally controlled oscillator with low power consumption for fractional-N frequency synthesis applications. The basic operation of the conventional PLL-based frequency synthesizers is first briefly reviewed, followed by the literature review of some reported digital PLL based frequency synthesizer. An all digital PLL is thus proposed, including the system architecture and implementations of its sub-blocks. In the proposed all digital PLL, the PFD-TDC pair used in many reported digital PLLs is replaced by a customized time-to-digital converter. A novel Schmitt trigger based digital controlled oscillator is proposed to achieve a wide linear tuning range with low power consumption.
520 $a The novel locking process of the proposed ADPLL is separated into frequency and phase acquisition. Instead of "ahead" or "behind" comparison, the time-to-digital converter is used to measure the frequency difference accurately, which greatly reduces the lock-in time. The phase acquisition only takes two reference clocks. One cycle for resetting the DCO and the other cycle for updating the control considering the path delay.
520 $a To further prove the feasibility of the novel ADPLL, a fractional-N frequency synthesizer is implemented based on the proposed ADPLL. An extra TDC is applied to obtain the fractional value avoiding the use of fractional divider, which is the main source of fractional spur in a fractional-N frequency synthesizer. The proposed Fractional-N frequency synthesizer is implemented using a 0.9V 32nm Practical Transistor Model. The phase noise performance, the frequency locking speed as well as the tuning range of the digitally controlled oscillator was measured and well agrees with the theoretical analysis.
590 $a School code: 0160.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 $a Northeastern University. $b Electrical and Computer Engineering. $3 1018491
773 0 $t Dissertation Abstracts International $g 72-08B.
790 1 0 $a Kim, Yong-bin, $e advisor
790 1 0 $a Lombardi, Fabrizio $e committee member
790 1 0 $a Sun, Nian Xiang $e committee member
790 $a 0160
791 $a Ph.D.
792 $a 2011
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3454890