東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Exploiting ILP, LLP and TLP in multi...

Suri, Tameesh.

Linked to FindBook

Google Book

Amazon

博客來

Exploiting ILP, LLP and TLP in multi-core processors using off-the-critical path reconfigurable hardware.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Exploiting ILP, LLP and TLP in multi-core processors using off-the-critical path reconfigurable hardware./
Author:	Suri, Tameesh.
Description:	169 p.
Notes:	Source: Dissertation Abstracts International, Volume: 71-04, Section: B, page: 2577.
Contained By:	Dissertation Abstracts International71-04B.
Subject:	Engineering, Computer. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3397822
ISBN:	9781109701876

Exploiting ILP, LLP and TLP in multi-core processors using off-the-critical path reconfigurable hardware.
Suri, Tameesh.

Exploiting ILP, LLP and TLP in multi-core processors using off-the-critical path reconfigurable hardware. - 169 p.

Source: Dissertation Abstracts International, Volume: 71-04, Section: B, page: 2577.

Thesis (Ph.D.)--State University of New York at Binghamton, 2010.

There has been a major shift in the microprocessor industry towards designing simpler CPU cores that have considerable area, complexity and power advantages. These cores are then leveraged in large-scale multicore processors or in SoCs for hand-held devices. The shift in the design paradigm has been fueled by the unsustainable power consumption and diminishing returns on investment for complex high performance cores. In the future, with increased number of transistors integrated on the chip, the number of CPU cores in the future many-core systems are expected to double every year. However, increasing the number of cores in a multi-core processor can only be achieved by reducing the resources available in each core, and hence sacrificing the per-core performance. Having a large number of homogeneous cores may not be effective for all the applications. For instance, threads with high instruction level parallelism will under-perform considerably in the resource-constrained cores. Furthermore, the lower performance of each individual core also results in reduced energy-efficiency of the overall system.

ISBN: 9781109701876Subjects--Topical Terms:

1669061
Engineering, Computer.

Exploiting ILP, LLP and TLP in multi-core processors using off-the-critical path reconfigurable hardware.
LDR:03763nam 2200337 4500 001 1391613
005 20110119094956.5
008 130515s2010 ||||||||||||||||| ||eng d
020 $a 9781109701876
035 $a (UMI)AAI3397822
035 $a AAI3397822
040 $a UMI $c UMI
100 1 $a Suri, Tameesh. $3 1670056
245 1 0 $a Exploiting ILP, LLP and TLP in multi-core processors using off-the-critical path reconfigurable hardware.
300 $a 169 p.
500 $a Source: Dissertation Abstracts International, Volume: 71-04, Section: B, page: 2577.
500 $a Adviser: Aneesh Aggarwal.
502 $a Thesis (Ph.D.)--State University of New York at Binghamton, 2010.
520 $a There has been a major shift in the microprocessor industry towards designing simpler CPU cores that have considerable area, complexity and power advantages. These cores are then leveraged in large-scale multicore processors or in SoCs for hand-held devices. The shift in the design paradigm has been fueled by the unsustainable power consumption and diminishing returns on investment for complex high performance cores. In the future, with increased number of transistors integrated on the chip, the number of CPU cores in the future many-core systems are expected to double every year. However, increasing the number of cores in a multi-core processor can only be achieved by reducing the resources available in each core, and hence sacrificing the per-core performance. Having a large number of homogeneous cores may not be effective for all the applications. For instance, threads with high instruction level parallelism will under-perform considerably in the resource-constrained cores. Furthermore, the lower performance of each individual core also results in reduced energy-efficiency of the overall system.
520 $a In this dissertation, we propose various microarchitectural designs that can be adapted to improve a single thread's performance or to increase the overall throughput by executing multiple threads. In particular, we integrate Reconfigurable Hardware Unit (RHU) in the resource-constrained cores of a many-core processor. The RHU can be reconfigured to execute the frequently encountered instructions from a thread in order to increase the core's overall execution bandwidth, thus improving its performance. On the other hand, if the core's resources are sufficient for a thread, then the RHU can be configured to executed instructions from a different thread to increase the thread level parallelism. The RHU has low area overhead, and hence has minimal impact on scalability of the number of cores.
520 $a Our experiments show that proposed architecture improves the per-core performance by an average of about 23% to 105% using various microarchitectural techniques and RHU-structures across a wide range of applications while incrurring a per-core area overhead of 5% to 12%. Furthermore, the results show that the RHU-based architecture can improve the throughput of a simple core by about 33%, with an area overhead of about 13%. The instructions which execute on the RHU do not consume core's resources, saving energy of critical microarchitectural structures such as the register file and the dynamic scheduler by about 40%. Finally, we use energy-delay product to show that our best case architecture is almost twice as energy-efficient as the base simple-core.
590 $a School code: 0792.
650 4 $a Engineering, Computer. $3 1669061
650 4 $a Engineering, Electronics and Electrical. $3 626636
650 4 $a Computer Science. $3 626642
690 $a 0464
690 $a 0544
690 $a 0984
710 2 $a State University of New York at Binghamton. $b Electrical Engineering. $3 1057631
773 0 $t Dissertation Abstracts International $g 71-04B.
790 1 0 $a Aggarwal, Aneesh, $e advisor
790 1 0 $a Chen, Yu $e committee member
790 1 0 $a Ponomarev, Dmitry $e committee member
790 $a 0792
791 $a Ph.D.
792 $a 2010
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3397822