東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Parallel-node low-density parity-che...

Brandon, Tyler.

Linked to FindBook

Google Book

Amazon

博客來

Parallel-node low-density parity-check convolutional code encoder and decoder architectures.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Parallel-node low-density parity-check convolutional code encoder and decoder architectures./
Author:	Brandon, Tyler.
Description:	205 p.
Notes:	Source: Dissertation Abstracts International, Volume: 71-02, Section: B, page: 1198.
Contained By:	Dissertation Abstracts International71-02B.
Subject:	Engineering, Computer. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=NR56595
ISBN:	9780494565957

Parallel-node low-density parity-check convolutional code encoder and decoder architectures.
Brandon, Tyler.

Parallel-node low-density parity-check convolutional code encoder and decoder architectures. - 205 p.

Source: Dissertation Abstracts International, Volume: 71-02, Section: B, page: 1198.

Thesis (Ph.D.)--University of Alberta (Canada), 2010.

We present novel architectures for parallel-node low-density parity-check convolutional code (PN-LDPC-CC) encoders and decoders. Based on a recently introduced implementation-aware class of LDPC-CCs, these encoders and decoders take advantage of increased node-parallelization to simultaneously decrease the energy-per-bit and increase the decoded information throughput. A series of progressively improved encoder and decoder designs are presented and characterized using synthesis results with respect to power, area and throughput. The best of the encoder and decoder designs significantly advance the state-of-the-art in terms of both the energy-per-bit and throughput/area metrics. One of the presented decoders, for an Eb/N0 of 2.5 dB has a bit-error-rate of 10-6, takes 4.5 mm2 in a CMOS 90-nm process, and achieves an energy-per-decoded-information-bit of 65 pJ and a decoded information throughput of 4.8 Gbits/s. We implement an earlier non-parallel node LDPC-CC encoder, decoder and a channel emulator in silicon. We provide readers, via two sets of tables, the ability to look up our decoder hardware metrics, across four different process technologies, for over 1000 variations of our PN-LDPC-CC decoders. By imposing practical decoder implementation constraints on power or area, which in turn drives trade-offs in code size versus the number of decoder processors, we compare the code BER performance. An extensive comparison to known LDPC-BC/CC decoder implementations is provided.

ISBN: 9780494565957Subjects--Topical Terms:

1669061
Engineering, Computer.

Parallel-node low-density parity-check convolutional code encoder and decoder architectures.
LDR:02303nam 2200241 4500 001 1391593
005 20110119094951.5
008 130515s2010 ||||||||||||||||| ||eng d
020 $a 9780494565957
035 $a (UMI)AAINR56595
035 $a AAINR56595
040 $a UMI $c UMI
100 1 $a Brandon, Tyler. $3 1670035
245 1 0 $a Parallel-node low-density parity-check convolutional code encoder and decoder architectures.
300 $a 205 p.
500 $a Source: Dissertation Abstracts International, Volume: 71-02, Section: B, page: 1198.
502 $a Thesis (Ph.D.)--University of Alberta (Canada), 2010.
520 $a We present novel architectures for parallel-node low-density parity-check convolutional code (PN-LDPC-CC) encoders and decoders. Based on a recently introduced implementation-aware class of LDPC-CCs, these encoders and decoders take advantage of increased node-parallelization to simultaneously decrease the energy-per-bit and increase the decoded information throughput. A series of progressively improved encoder and decoder designs are presented and characterized using synthesis results with respect to power, area and throughput. The best of the encoder and decoder designs significantly advance the state-of-the-art in terms of both the energy-per-bit and throughput/area metrics. One of the presented decoders, for an Eb/N0 of 2.5 dB has a bit-error-rate of 10-6, takes 4.5 mm2 in a CMOS 90-nm process, and achieves an energy-per-decoded-information-bit of 65 pJ and a decoded information throughput of 4.8 Gbits/s. We implement an earlier non-parallel node LDPC-CC encoder, decoder and a channel emulator in silicon. We provide readers, via two sets of tables, the ability to look up our decoder hardware metrics, across four different process technologies, for over 1000 variations of our PN-LDPC-CC decoders. By imposing practical decoder implementation constraints on power or area, which in turn drives trade-offs in code size versus the number of decoder processors, we compare the code BER performance. An extensive comparison to known LDPC-BC/CC decoder implementations is provided.
590 $a School code: 0351.
650 4 $a Engineering, Computer. $3 1669061
690 $a 0464
710 2 $a University of Alberta (Canada). $3 626651
773 0 $t Dissertation Abstracts International $g 71-02B.
790 $a 0351
791 $a Ph.D.
792 $a 2010
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=NR56595