東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

ESL design and verification = a pres...

Martin, Grant

Linked to FindBook

Google Book

Amazon

博客來

ESL design and verification = a prescription for electronic system-level methodology /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	ESL design and verification/ Brian Bailey, Grant Martin, Andrew Piziali.
Reminder of title:	a prescription for electronic system-level methodology /
remainder title:	Electronic system-level design
Author:	Bailey, Brian,
other author:	Martin, Grant
Published:	Amsterdam ;Morgan Kaufmann, : c2007.,
Description:	xxv, 462 p. :ill. ;24 cm.
Series:	The Morgan Kaufmann series in systems on silicon
[NT 15003449]:	CHAPTER 1 WHAT IS ESL? -- CHAPTER 2 TAXONOMY AND DEFINITIONS FOR THE ELECTRONIC SYSTEM LEVEL CHAPTER 3 EVOLUTION OF ESL DEVELOPMENT CHAPTER 4 WHAT ARE THE ENABLERS OF ESL? -- CHAPTER 5 ESL FLOW -- CHAPTER 6 SPECIFICATIONS AND MODELING -- CHAPTER 7 PRE-PARTITIONING ANALYSIS -- CHAPTER 8 PARTITIONING -- CHAPTER 9 POST-PARTITIONING ANALYSIS AND DEBUG CHAPTER 10 POST-PARTITIONING VERIFICATION -- CHAPTER 11 HARDWARE IMPLEMENTATION -- CHAPTER 12 SOFTWARE IMPLEMENTATION -- CHAPTER 13 USE OF ESL FOR IMPLEMENTATION VERIFICATION CHAPTER 14 RESEARCH, EMERGING AND FUTURE PROSPECTS -- APPENDIX: LIST OF ACRONYMS.
Subject:	Systems on a chip - Design and construction. -
Online resource:	http://www.engineeringvillage.com/controller/servlet/OpenURL?genre=book&isbn=9780123735515An electronic book accessible through the World Wide Web; click for information
Online resource:	http://www.sciencedirect.com/science/book/9780123735515An electronic book accessible through the World Wide Web; click for information
Online resource:	http://www.loc.gov/catdir/enhancements/fy0707/2006103541-d.html
ISBN:	0123735513

ESL design and verification = a prescription for electronic system-level methodology /
Bailey, Brian,1959-

ESL design and verificationa prescription for electronic system-level methodology /[electronic resource] :Electronic system-level designBrian Bailey, Grant Martin, Andrew Piziali. - Amsterdam ;Morgan Kaufmann,c2007. - xxv, 462 p. :ill. ;24 cm. - The Morgan Kaufmann series in systems on silicon.

Includes bibliographical references and index.

CHAPTER 1 WHAT IS ESL? -- CHAPTER 2 TAXONOMY AND DEFINITIONS FOR THE ELECTRONIC SYSTEM LEVEL CHAPTER 3 EVOLUTION OF ESL DEVELOPMENT CHAPTER 4 WHAT ARE THE ENABLERS OF ESL? -- CHAPTER 5 ESL FLOW -- CHAPTER 6 SPECIFICATIONS AND MODELING -- CHAPTER 7 PRE-PARTITIONING ANALYSIS -- CHAPTER 8 PARTITIONING -- CHAPTER 9 POST-PARTITIONING ANALYSIS AND DEBUG CHAPTER 10 POST-PARTITIONING VERIFICATION -- CHAPTER 11 HARDWARE IMPLEMENTATION -- CHAPTER 12 SOFTWARE IMPLEMENTATION -- CHAPTER 13 USE OF ESL FOR IMPLEMENTATION VERIFICATION CHAPTER 14 RESEARCH, EMERGING AND FUTURE PROSPECTS -- APPENDIX: LIST OF ACRONYMS.

Electronic System Level (ESL) design has mainstreamed it is now an established approach at most of the worlds leading system-on-chip (SoC) design companies and is being used increasingly in system design. From its genesis as an algorithm modeling methodology with no links to implementation, ESL is evolving into a set of complementary methodologies that enable embedded system design, verification and debug through to the hardware and software implementation of custom SoC, system-on-FPGA, system-on-board, and entire multi-board systems. This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen "SLD" or "ESL" go through many stages and false starts, and have observed that the shift in design methodologies to ESL is finally occurring. This is partly because of ESL technologies themselves are stabilizing on a useful set of languages being standardized (SystemC is the most notable), and use models are being identified that are beginning to get real adoption. ESL DESIGN & VERIFICATION offers a true prescriptive guide to ESL that reviews its past and outlines the best practices of today. Visit the authors' companion site! http://www.electronicsystemlevel.com/ * Provides broad, comprehensive coverage not available in any other such book * Massive global appeal with an internationally recognised author team * Crammed full of state of the art content from notable industry experts.

Electronic reproduction.
Amsterdam :
Elsevier Science & Technology,
2007.

Mode of access: World Wide Web.

ISBN: 0123735513

Source: 134627:134758Elsevier Science & Technologyhttp://www.sciencedirect.comSubjects--Topical Terms:

745351
Systems on a chip
--Design and construction.Index Terms--Genre/Form:

542853
Electronic books.

LC Class. No.: TK7895.E42 / B326 2007eb

Dewey Class. No.: 621.3815

ESL design and verification = a prescription for electronic system-level methodology /
LDR:03876cam 2200361 a 45 001 841361
003 OCoLC
005 20100601
006 m d
007 cr cn|||||||||
008 100601s2007 ne a sb 001 0 eng d
020 $a 0123735513
020 $a 9780123735515
029 1 $a NZ1 $b 11778505
035 $a (OCoLC)162574103
035 $a ocn162574103
037 $a 134627:134758 $b Elsevier Science & Technology $n http://www.sciencedirect.com
040 $a OPELS $c OPELS $d OCLCG
049 $a TEFA
050 1 4 $a TK7895.E42 $b B326 2007eb
082 0 4 $a 621.3815 $2 22
100 1 $a Bailey, Brian, $d 1959- $3 1000324
245 1 0 $a ESL design and verification $h [electronic resource] : $b a prescription for electronic system-level methodology / $c Brian Bailey, Grant Martin, Andrew Piziali.
246 3 $a Electronic system-level design
260 $a Amsterdam ; $a Boston : $c c2007. $b Morgan Kaufmann,
300 $a xxv, 462 p. : $b ill. ; $c 24 cm.
440 4 $a The Morgan Kaufmann series in systems on silicon
504 $a Includes bibliographical references and index.
505 0 $a CHAPTER 1 WHAT IS ESL? -- CHAPTER 2 TAXONOMY AND DEFINITIONS FOR THE ELECTRONIC SYSTEM LEVEL CHAPTER 3 EVOLUTION OF ESL DEVELOPMENT CHAPTER 4 WHAT ARE THE ENABLERS OF ESL? -- CHAPTER 5 ESL FLOW -- CHAPTER 6 SPECIFICATIONS AND MODELING -- CHAPTER 7 PRE-PARTITIONING ANALYSIS -- CHAPTER 8 PARTITIONING -- CHAPTER 9 POST-PARTITIONING ANALYSIS AND DEBUG CHAPTER 10 POST-PARTITIONING VERIFICATION -- CHAPTER 11 HARDWARE IMPLEMENTATION -- CHAPTER 12 SOFTWARE IMPLEMENTATION -- CHAPTER 13 USE OF ESL FOR IMPLEMENTATION VERIFICATION CHAPTER 14 RESEARCH, EMERGING AND FUTURE PROSPECTS -- APPENDIX: LIST OF ACRONYMS.
520 $a Electronic System Level (ESL) design has mainstreamed it is now an established approach at most of the worlds leading system-on-chip (SoC) design companies and is being used increasingly in system design. From its genesis as an algorithm modeling methodology with no links to implementation, ESL is evolving into a set of complementary methodologies that enable embedded system design, verification and debug through to the hardware and software implementation of custom SoC, system-on-FPGA, system-on-board, and entire multi-board systems. This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen "SLD" or "ESL" go through many stages and false starts, and have observed that the shift in design methodologies to ESL is finally occurring. This is partly because of ESL technologies themselves are stabilizing on a useful set of languages being standardized (SystemC is the most notable), and use models are being identified that are beginning to get real adoption. ESL DESIGN & VERIFICATION offers a true prescriptive guide to ESL that reviews its past and outlines the best practices of today. Visit the authors' companion site! http://www.electronicsystemlevel.com/ * Provides broad, comprehensive coverage not available in any other such book * Massive global appeal with an internationally recognised author team * Crammed full of state of the art content from notable industry experts.
533 $a Electronic reproduction. $b Amsterdam : $c Elsevier Science & Technology, $d 2007. $n Mode of access: World Wide Web. $n System requirements: Web browser. $n Title from title screen (viewed on Aug. 2, 2007). $n Access may be restricted to users at subscribing institutions.
650 0 $a Systems on a chip $x Design and construction. $3 745351
655 7 $a Electronic books. $2 lcsh $3 542853
700 1 $a Martin, Grant $q (Grant Edmund) $3 832271
700 1 $a Piziali, Andrew. $3 827196
710 2 $a ScienceDirect (Online service) $3 848416
856 4 0 $3 Referex $u http://www.engineeringvillage.com/controller/servlet/OpenURL?genre=book&isbn=9780123735515 $z An electronic book accessible through the World Wide Web; click for information
856 4 0 $3 ScienceDirect $u http://www.sciencedirect.com/science/book/9780123735515 $z An electronic book accessible through the World Wide Web; click for information
856 4 2 $3 Publisher description $u http://www.loc.gov/catdir/enhancements/fy0707/2006103541-d.html
994 $a C0 $b TEF