東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁 到查詢結果 [ null ]

切換: 標籤 | MARC模式 | ISBD

FindBook

Google Book

Amazon

博客來

Synthesizable Mixed-Signal Building Blocks for Open Source High Speed Serial Links.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Synthesizable Mixed-Signal Building Blocks for Open Source High Speed Serial Links./
作者:	Kim, Sung-Jin .
出版者:	Ann Arbor : ProQuest Dissertations & Theses, : 2021,
面頁冊數:	160 p.
附註:	Source: Dissertations Abstracts International, Volume: 83-05, Section: B.
Contained By:	Dissertations Abstracts International83-05B.
標題:	Internet. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=28688378
ISBN:	9798544204237

Synthesizable Mixed-Signal Building Blocks for Open Source High Speed Serial Links.
Kim, Sung-Jin .

Synthesizable Mixed-Signal Building Blocks for Open Source High Speed Serial Links. - Ann Arbor : ProQuest Dissertations & Theses, 2021 - 160 p.

Source: Dissertations Abstracts International, Volume: 83-05, Section: B.

Thesis (Ph.D.)--Stanford University, 2021.

This item must not be sold to any third party vendors.

The advent of the Internet, coupled with advances in IC fabrication technology, has dramatically changed our lives. We are always connected to the cloud to easily access, and share information and a variety of electronic devices make us more productive. The amount of data transferred through the Internet continues to grow exponentially as shown in Figure 1.1(a) [1]. In 2017, 120 exabytes of data was transferred per month, whereas today, only 4 years later, the traffic has grown to 320 exabytes, about 3 times more than 2017. The ever-growing Internet traffic requires appropriate network communication to support it, which is manifested by the data rate road map of the Ethernet standard shown in Figure 1.1(b) [2].On the other hand, as integration density and processing bandwidth keep increasing, a system on a chip (SoC) can support fancier applications, such as machine learning, AI, and high performance computing. However, these new applications create demand for higher I/O throughput to connect the chip to memories and peripherals. Figure 1.1(c) [3] is the data rate road map of PCIe, which is one of the most popular standards for high-speed peripherals, showing a thirst for higher I/O throughput. Figure 1.1(d) [4] clearly shows the importance and demand for high-speed wireline data links, which constitute about a quarter of today's entire silicon IP market.These standard communication protocols are defined by the open systems interconnection (OSI) model [5], which consists of seven abstraction layers. The physical layer, or PHY, is the layer that directly interacts with a physical media (channel) and is responsible for the transmission and reception of unstructured raw data between a device and the medium. For the rest of this dissertation, the term "link" refers to the PHY layer of a wireline communication link.Compared to today's complex functions on an SoC, the function of the I/O seems extremely simple: its only purpose is sending ones and zeros through a wire and successfully receiving them. However, when we want to make the throughput of the I/O tens of gigabits per second (Gbps), this task is no longer simple. The transmitted signal experiences frequency-dependent energy loss due to the inherent band-limited characteristic of the physical channel, resulting in severe distortion of the received waveform. Significant effort goes into developing better communication channels, ranging from more advanced printed circuit boards (PCBs), chip packages, and connectors. Meanwhile, most high-speed serial links today employ multiple signal processing techniques to overcome the bandwidth limitations of legacy channels.Until about a decade ago, the architecture of high-speed serial links had converged into a "golden architecture," also known as the mixed-signal architecture, shown in Figure 1.2(a) [6][7][8]. Continuous-time linear equalizers (CTLEs), variable gain amplifiers (VGAs), feed-forward equalizers (FFEs), and decision-feedback equalizers (DFEs) are commonly employed to compensate for the effect of channel loss. Dualloop clock and data recovery (CDR) with an oversampling phase detector (PD) is the most popular approach to achieve symbol synchronization, and a phase-locked loop (PLL)-based clock generator with a phase interpolator (PI) usually provides the optimal sampling clocks for the PD.

ISBN: 9798544204237Subjects--Topical Terms:

527226
Internet.

Synthesizable Mixed-Signal Building Blocks for Open Source High Speed Serial Links.
LDR:04396nmm a2200325 4500 001 2344872
005 20220531062203.5
008 241004s2021 ||||||||||||||||| ||eng d
020 $a 9798544204237
035 $a (MiAaPQ)AAI28688378
035 $a (MiAaPQ)STANFORDsm295qx9833
035 $a AAI28688378
040 $a MiAaPQ $c MiAaPQ
100 1 $a Kim, Sung-Jin . $3 3683701
245 1 0 $a Synthesizable Mixed-Signal Building Blocks for Open Source High Speed Serial Links.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2021
300 $a 160 p.
500 $a Source: Dissertations Abstracts International, Volume: 83-05, Section: B.
500 $a Advisor: Horowitz, Mark.
502 $a Thesis (Ph.D.)--Stanford University, 2021.
506 $a This item must not be sold to any third party vendors.
520 $a The advent of the Internet, coupled with advances in IC fabrication technology, has dramatically changed our lives. We are always connected to the cloud to easily access, and share information and a variety of electronic devices make us more productive. The amount of data transferred through the Internet continues to grow exponentially as shown in Figure 1.1(a) [1]. In 2017, 120 exabytes of data was transferred per month, whereas today, only 4 years later, the traffic has grown to 320 exabytes, about 3 times more than 2017. The ever-growing Internet traffic requires appropriate network communication to support it, which is manifested by the data rate road map of the Ethernet standard shown in Figure 1.1(b) [2].On the other hand, as integration density and processing bandwidth keep increasing, a system on a chip (SoC) can support fancier applications, such as machine learning, AI, and high performance computing. However, these new applications create demand for higher I/O throughput to connect the chip to memories and peripherals. Figure 1.1(c) [3] is the data rate road map of PCIe, which is one of the most popular standards for high-speed peripherals, showing a thirst for higher I/O throughput. Figure 1.1(d) [4] clearly shows the importance and demand for high-speed wireline data links, which constitute about a quarter of today's entire silicon IP market.These standard communication protocols are defined by the open systems interconnection (OSI) model [5], which consists of seven abstraction layers. The physical layer, or PHY, is the layer that directly interacts with a physical media (channel) and is responsible for the transmission and reception of unstructured raw data between a device and the medium. For the rest of this dissertation, the term "link" refers to the PHY layer of a wireline communication link.Compared to today's complex functions on an SoC, the function of the I/O seems extremely simple: its only purpose is sending ones and zeros through a wire and successfully receiving them. However, when we want to make the throughput of the I/O tens of gigabits per second (Gbps), this task is no longer simple. The transmitted signal experiences frequency-dependent energy loss due to the inherent band-limited characteristic of the physical channel, resulting in severe distortion of the received waveform. Significant effort goes into developing better communication channels, ranging from more advanced printed circuit boards (PCBs), chip packages, and connectors. Meanwhile, most high-speed serial links today employ multiple signal processing techniques to overcome the bandwidth limitations of legacy channels.Until about a decade ago, the architecture of high-speed serial links had converged into a "golden architecture," also known as the mixed-signal architecture, shown in Figure 1.2(a) [6][7][8]. Continuous-time linear equalizers (CTLEs), variable gain amplifiers (VGAs), feed-forward equalizers (FFEs), and decision-feedback equalizers (DFEs) are commonly employed to compensate for the effect of channel loss. Dualloop clock and data recovery (CDR) with an oversampling phase detector (PD) is the most popular approach to achieve symbol synchronization, and a phase-locked loop (PLL)-based clock generator with a phase interpolator (PI) usually provides the optimal sampling clocks for the PD.
590 $a School code: 0212.
650 4 $a Internet. $3 527226
650 4 $a Spectrum allocation. $3 3562481
650 4 $a Ethernet. $3 3683702
650 4 $a Error correction & detection. $3 3480646
650 4 $a Communication. $3 524709
650 4 $a Clocks & watches. $3 3562007
650 4 $a Calibration. $3 2068745
650 4 $a Signal processing. $3 533904
650 4 $a Electrical engineering. $3 649834
650 4 $a Engineering. $3 586835
690 $a 0459
690 $a 0544
690 $a 0537
710 2 $a Stanford University. $3 754827
773 0 $t Dissertations Abstracts International $g 83-05B.
790 $a 0212
791 $a Ph.D.
792 $a 2021
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=28688378